June 2017

FAN48618 2.5 MHz, Fixed-Output, Synchronous Tiny Boost® Regulator

Features

- Input Voltage Range: 2.7 V to 4.8 V
- Output Voltage: 5.25 V
- Internal Synchronous Rectification
- True Load Disconnect
- Short-Circuit Protection
- 9-Bump, 1.215 mm x 1.215 mm, 0.4 mm Pitch, WLCSP
- Three External Components: 2012 0.47 μH Inductor, 0402 4.7 μF Input Capacitor, 0603 22 μF Output Capacitor

Applications

- Class-D Audio Amplifier and USB OTG Supply
- Boost for Low-Voltage Li-Ion Batteries
- Smart Phones, Tablets, Portable Devices, and Wearables

Description

The FAN48618 is a low-power boost regulator designed to provide a minimum voltage regulated rail from a standard single-cell Li-lon battery and advanced battery chemistries. Even below the minimum system battery voltage, the device maintains output voltage regulation. The combination of built-in power transistors, synchronous rectification, and low supply current suit the FAN48618 for battery-powered applications.

The FAN48618 is available in a 9-bump, 0.4 mm pitch, Wafer-Level Chip-Scale Package (WLCSP).



Ordering Information

Part Number	V _{OUT}	Operating Temperature Range	Package	Packing Method	Device Marking
FAN48618BUC53X	5.25 V	-40°C to 85°C	9-Bump, 0.4 mm Pitch, Wafer- Level Chip-Scale Package (WLCSP)	Tape and Reel ⁽¹⁾	J9

Block Diagram



Figure 2. IC Block Diagram

Table 1. Recommended Components

Component	Description	Vendor	Parameter	Тур.	Unit
1.4	2012 40 A 0.8 mm May Height	CIGT201208EMR47SNE	L	0.47	μH
LI	2012, 4.0 A, 0.8 mm Max. Height	SEMCO	DCR (Series R)	37	mΩ
Cin	10%, 10 V, X5R, 0402	CL05A475KP5NRNC SEMCO	С	4.7	μF
Соит	20%, 10 V, X5R, 0603	CL10A226MP8NUNE SEMCO	С	22	μF

Pin Configuration





Pin Definitions

Pin #	Name	Description
A1, A2	VOUT	Output Voltage. This pin is the output voltage terminal; connect directly to C _{OUT} .
A3	VIN	Input Voltage. Connect to the Li-Ion battery input power source and the bias supply for the gate drivers.
B1, B2	SW	Switching Node. Connect to inductor.
B3	EN	Enable . When this pin is HIGH, the circuit is enabled. It is recommended to connect and set to a logic voltage of 1.8 V after UVLO has been satisfied.
C1, C2	PGND	Power Ground . This is the power return for the IC. COUT capacitor should be returned with the shortest path possible to these pins.
C3	AGND	Analog Ground . This is the signal ground reference for the IC. All voltage levels are measured with respect to this pin. Connect to PGND at a single point.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Paramete	er	Min.	Max.	Unit
V _{IN}	Voltage on VIN Pin		-0.3	6.0	V
Vout	Voltage on VOUT Pin			6.0	V
Vou	Voltago on SW/ Nodo	DC	-0.3	6.0	V
VSW	Voltage of SVV Node	Transient: 10 ns, 3 MHz	-1.0	8.0	v
Vcc	Voltage on Other Pins		-0.3	6.0(2)	V
	Electrostatic Discharge Drotastion Lavel	Human Body Model, ANSI/ESDA/JEDEC JS-001-2012	:	2	
ESD	Electrostatic Discharge Protection Level	Charged Device Model per JESD22-C101		1	κv
TJ	Junction Temperature		-40	+150	°C
TSTG	Storage Temperature		-65	+150	°C
T∟	Lead Soldering Temperature, 10 Seconds			+260	°C

Note:

2. Lesser of 6.0 V or V_{IN} + 0.3 V.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. ON Semiconductor does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Min.	Max.	Unit
Vin	Supply Voltage	2.7	4.8	V
Іоит	Output Current ⁽⁴⁾		1200	mA
TA	Ambient Temperature	-40	+85	°C
TJ	Junction Temperature	-40	+125	°C

Note:

3. Typical 1 A and 1.2A I_{OUT} at V_{IN} = 2.7 V and 3.0 V, respectively.

Thermal Properties

Junction-to-ambient thermal resistance is a function of application and board layout. This data is measured with fourlayer 2s2p boards with vias in accordance to JEDEC standard JESD51. Special attention must be paid not to exceed junction temperature, $T_{J(max)}$, at a given ambient temperature, T_A .

Symbol	Parameter	Typical	Unit
θja	Junction-to-Ambient Thermal Resistance	50	°C/W

Electrical Specifications

Recommended operating conditions, unless otherwise noted, circuit per Figure 1, V_{OUT} = 5.25 V, V_{IN} = 2.7 V to 4.8 V, and T_A = -40°C to 85°C. Typical values are given V_{IN} = 3.6 V and T_A = 25°C.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Power Su	ipply	•				
		VIN=3.6 V, IOUT=0, EN=VIN		90	140	
lα	V _{IN} Quiescent Current	Shutdown: EN=0, V _{IN} =3.7 V, V _{OUT} =0 V		2.7	10.0	μA
Vuvlo	Under-Voltage Lockout	V _{IN} Rising		2.2	2.3	V
$V_{\text{UVLO}_\text{HYS}}$	Under-Voltage Lockout Hysteresis			150		mV
Inputs						
VIH	Enable HIGH Voltage		1.2			V
VIL	Enable LOW Voltage				0.4	V
IPD	Current Sink Pull-Down	EN Pin, Logic HIGH		100		nA
RLOW	Low-State Active Pull-Down	EN Pin, Logic LOW	200	300	400	kΩ
Outputs						
Vreg	Output Voltage Accuracy DC ⁽⁴⁾	Referred to V_{OUT} , $V_{\text{IN}}{=}3.0$ to 4.5 V	-2		4	%
Ilk_out	VIN-to-VOUT Leakage Current	Vout=0, EN=0, VIN=2.7 V			1	μA
I _{LK}	VOUT-to-VIN Reverse Leakage Current	V _{OUT} =5.25 V, EN=0, V _{IN} =2.7 V			3.5	μA
VRIPPLE	Output Ripple ⁽⁵⁾	0 mA to 1 A		25		mV
Timing		-				
fsw	Switching Frequency	VIN=3.6 V, VOUT=5.25 V, ILOAD=500 mA	2.0	2.5	3.0	MHz
tss	Soft-Start EN HIGH to Regulation			1000		μs
lss	Input Peak Current			90	200	mA
trst	FAULT Restart Timer ⁽⁵⁾			20		ms
Power St	age					
R _{DS(ON)N}	N-Channel Boost Switch R _{DS(ON)}	V _{IN} =3.6 V, V _{OUT} =5.25 V		80	130	mΩ
R _{DS(ON)P}	P-Channel Sync. Rectifier RDS(ON)	V _{IN} =3.6 V, V _{OUT} =5.25 V		65	115	mΩ
I_{V_LIM}	Boost Valley Current Limit	V _{OUT} =5.25 V		2.3		Α
Iv_lim_ss	Boost Soft-Start Valley Current Limit	Vin <vout <="" td="" vout_target<=""><td></td><td>1.3</td><td></td><td>А</td></vout>		1.3		А
Т ₁₅₀ т	Over-Temperature Protection (OTP)			150		°C
T _{150H}	OTP Hysteresis			20		°C

Notes:

4. DC I_{LOAD} from 0 to 1 A. V_{OUT} measured from mid-point of output voltage ripple. Effective capacitance of $C_{OUT} \ge 5 \mu F$.

5. Guaranteed by design and characterization; not tested in production.







Functional Description

FAN48618 is a synchronous boost regulator, typically operating at 2.5 MHz in Continuous Conduction Mode (CCM), which occurs at moderate to heavy load current and low V_{IN} voltage. Typically, 1 A and 1.2 A output currents can be obtained at input voltages \geq 2.7 V and \geq 3.0 V, respectively. Passive component derating must be taken into consideration, as well as, thermal properties of the regulator.

Table 2.Operating Modes

Mode	Description	Invoked When:
LIN	Linear Startup	VIN > VOUT
SS	Boost Soft-Start	Vin < Vout < Vout(target)
BST	Boost Mode	Vout= Vout(target)

Boost Mode Regulation

The current-mode modulator achieves excellent transient response and smooth transitions between CCM and DCM operation. During CCM operation, the device maintains a switching frequency of about 2.5 MHz. In light-load operation (DCM), frequency is naturally reduced to maintain high efficiency.

Startup and Shutdown

When EN is LOW, all bias circuits are off and the regulator enters Shutdown Mode. During shutdown, current flow is prevented from VIN to VOUT, as well as reverse flow from VOUT to VIN. It is recommended to keep load current draw below 50 mA until the device successfully executes startup. Table 3 describes the startup sequence.

Start Mode	Entry	Exit	End Mode	Timeout (µs)
LIN1	V _{IN} > V _{UVLO} ,	V _{OUT} > V _{IN} - 300 mV	SS	
	EN=1	TIMEOUT	LIN2	512
LIN2	LIN1 Exit	V _{OUT} > V _{IN} - 300 mV	SS	
		TIMEOUT	FAULT	1024
22	LIN1 or	Vout= V _{out(target)}	BST	
33	LIN2 Exit	OVERLOAD TIMEOUT	FAULT	64

Table 3. Boost Startup Sequence

LIN Mode

When EN is HIGH and $V_{IN} > V_{UVLO}$, the regulator attempts to bring V_{OUT} within 300 mV of V_{IN} using the internal fixedcurrent source from VIN (Q2). The current is limited to the I_{ss} set point, which is typically 90 mA. The linear charging current is limited to a maximum of 200 mA to prevent any "brownout" situations where the system voltage drops too low.

During LIN1 Mode, if V_{OUT} reaches V_{IN}-300 mV, SS Mode is initiated. Otherwise, LIN1 Mode expires after 512 μ s and LIN2 Mode is entered.

In LIN2 Mode, the current source is equal to LIN1 current source I_{ss}, typically 90 mA. If V_{OUT} fails to reach V_{IN-} 300 mV after 1024 μ s, a fault condition is declared and the device waits 20 ms (t_{RST}) to attempt an automatic restart.

Soft-Start (SS) Mode

Upon the successful completion of LIN Mode (V_{OUT} \geq V_{IN-300 mV}), the regulator begins switching with boost pulses current limited to 50% of nominal level.

During SS Mode, if V_{OUT} fails to reach regulation during the SS ramp sequence for more than 64 μ s, a fault is declared. If a large C_{OUT} is used, the reference is automatically stepped slower to avoid excessive input current draw.

Boost (BST) Mode

This is a normal operating mode of the regulator.

Fault State

The regulator enters Fault State under any of the following conditions:

- V_{OUT} fails to achieve the voltage required to advance from LIN Mode to SS Mode.
- V_{OUT} fails to achieve the voltage required to advance from SS Mode to BST Mode.
- Boost current limit triggers for 2 ms during BST Mode.
- V_{IN} V_{OUT} > 300 mV; this fault can occur only after successful completion of the soft-start sequence.
- $V_{IN} < V_{UVLO}$.

Once a fault is triggered, the regulator stops switching and presents a high-impedance path between VIN and VOUT. After 20 ms, automatic restart is attempted.

Over-Temperature

The regulator shuts down if the die temperature exceeds 150°C. Restart occurs when the IC has cooled by approximately 20°C.

Application Information

Output Capacitance (COUT)

The effective capacitance ($C_{\text{EFF}}^{(6)}$) of small, high-value ceramic capacitors decreases as the bias voltage increases, as illustrated in Figure 16.



Figure 16. C_{EFF} for 22 µF, 0603, X5R, 10 V-Rated Capacitor (SEMCO CL10A226MP8NUNE)

FAN48618 is guaranteed for stable operation with the typical value of C_{EFF} outlined in Table 4

Table 4. Typical CEFF Required for Stability

Oper	rating Condit	tions	C (E)
V _{оит} (V)	V _{IN} (V)	I _{LOAD} (mA)	C _{EFF} (μΓ)
5.25	2.7 to 4.5	0 to 1000	5

Note:

 C_{EFF} varies by manufacturer, capacitor material, and case size.

Inductor Selection

Recommended nominal inductance value is 0.47 μ H.

The FAN48618 employs valley-current limiting, so peak inductor current can reach 3.6 A for a short duration during overload conditions. Saturation causes the inductor current ripple to increase under high loading, as only the valley of the inductor current ripple is controlled.

Startup

Input current limiting is active during soft-start, which limits the current available to charge C_{OUT} and any additional capacitance on the V_{OUT} line. If the output fails to achieve regulation within the limits described in the Soft-Start section above, a fault occurs, causing the circuit to shut down. It waits about 20 ms before attempting a restart. If the total combined output capacitance is very high, the circuit may not start on the first attempt, but eventually achieves regulation if no load is present. If a high current load and high capacitance are both present during soft-start, the circuit may fail to achieve regulation and continually attempt soft-start, only to have the output capacitance discharged by the load when in Fault State.

Output Voltage Ripple

Output voltage ripple is inversely proportional to C_{OUT} . During t_{ON} , when the boost switch is on, all load current is supplied by C_{OUT} .

$$V_{RIPPLE(P-P)} = t_{ON} \bullet \frac{I_{LOAD}}{C_{OUT}}$$
(1)

and

$$t_{ON} = t_{SW} \bullet D = t_{SW} \bullet \left(1 - \frac{V_N}{V_{OUT}}\right)$$
(2)

therefore:

$$V_{RIPPLE(P-P)} = t_{SW} \bullet \left(1 - \frac{V_{N}}{V_{OUT}}\right) \bullet \frac{I_{LOAD}}{C_{OUT}}$$
(3)

$$t_{SW} = \frac{1}{f_{SW}} \tag{4}$$

The maximum V_{RIPPLE} occurs when V_{IN} is minimum and I_{LOAD} is maximum. For better ripple performance, more output capacitance can be added.

Layout Recommendations

The layout recommendations below highlight various topcopper pours by using different colors.

To minimize spikes at VOUT, C_{OUT} must be placed as close as possible to PGND and VOUT, as shown below.

For best thermal performance, maximize the pour area for all planes other than SW. The ground pour, especially, should fill all available PCB surface area and be tied to internal layers with a cluster of thermal vias.



Figure 17. Layout Recommendation



Table 5.	Product-S	pecific	Dimensions
	i louuot o	0000000	Dimonorio

5	X	Y
1.215 ±0.030 mm	0.2075 mm	0.2075 mm
-		X 0.2075 mm