

74LVC138

3-Line to 8-Line Inverting Decoder/Demultiplexer

GENERAL DESCRIPTION

The 74LVC138 is a 3-line to 8-line decoder/demultiplexer designed for memory address decoding or data routing applications. The device has three binary address inputs (0A, 1A and 2A). If the device is enabled, these address inputs determine which one of the eight normally high outputs ($0\bar{Y}$ to $7\bar{Y}$) of the device will go low.

There are three enable inputs: two active low ($1\bar{E}$ and $2\bar{E}$) and one active high (3E). Every output will be high unless $1\bar{E}$ and $2\bar{E}$ are low and 3E is high. All three enable pins must be active for the output to be enabled.

This multiple enable function allows easy parallel expansion of the device to a 1-of-32 (5-line to 32-line) decoder with just four 74LVC138 devices and one inverter.

The 74LVC138 can be used as an eight-output demultiplexer by using one of the active low enable inputs as the data input and the remaining enable inputs as strobes. Unused enable inputs must be permanently tied to their appropriate active high or low state.

FEATURES

- **5V Tolerant Inputs for Interfacing with 5V Logic**
- **Wide Supply Voltage Range: 1.2V to 3.6V**
- **CMOS Low Power Consumption**
- **Direct Interface with TTL Levels**
- **Demultiplexing Capability**
- **Multiple Input Enable for Easy Expansion**
- **Ideal for Memory Chip Select Decoding**
- **Mutually Exclusive Outputs**
- **Output Drive Capability: 50Ω Transmission Lines at +125°C**
- **-40°C to +125°C Operating Temperature Range**
- **Additionally Specified from -10°C to +85°C at $V_{CC} = 1.14V$**
- **Available in a Green TQFN-2.5×3.5-16L Package**


PACKAGE/ORDERING INFORMATION

MODEL	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	PACKAGE MARKING	PACKING OPTION
74LVC138	TQFN-2.5×3.5-16L	-40°C to +125°C	74LVC138XTRG16G/TR	R5BRG XXXXX	Tape and Reel, 6000

MARKING INFORMATION

NOTE: XXXXX = Date Code, Trace Code and Vendor Code.

XXXXX



Green (RoHS & HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your SGMICRO representative directly.

ABSOLUTE MAXIMUM RATINGS ⁽¹⁾

Supply Voltage, V_{CC}	-0.5V to 6.5V
Input Voltage, V_I ⁽²⁾	-0.5V to 6.5V
Output Voltage, V_O ⁽²⁾	
Output in Low-State or High-State	-0.5V to $V_{CC} + 0.5V$
Input Clamping Current, I_{IK} ($V_I < 0V$).....	-50mA
Output Clamping Current, I_{OK} ($V_O > V_{CC}$ or $V_O < 0V$)	±50mA
Output Current, I_O ($V_O = 0V$ to V_{CC})	±50mA
Supply Current, I_{CC}	100mA
Ground Current, I_{GND}	-100mA
Junction Temperature ⁽³⁾	+150°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10s).....	+260°C
ESD Susceptibility	
HBM.....	6000V
CDM	1000V

RECOMMENDED OPERATING CONDITIONS

Supply Voltage, V_{CC}	1.65V to 3.6V
Data Retention Only, V_{CC}	1.2V to 3.6V
Input Voltage, V_I	0V to 5.5V
Output Voltage, V_O Output in Low-State or High-State	0V to V_{CC}
Input Transition Rise and Fall Rate, $\Delta t/\Delta V$	
$V_{CC} = 1.65V$ to $2.7V$	0ns/V to 20ns/V
$V_{CC} = 2.7V$ to $3.6V$	0ns/V to 10ns/V
Operating Temperature Range	-40°C to +125°C

OVERSTRESS CAUTION

1. Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.
2. The input and output voltage ratings may be exceeded if the input and output clamp current ratings are observed.
3. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability.


ESD SENSITIVITY CAUTION

This integrated circuit can be damaged if ESD protections are not considered carefully. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because even small parametric changes could cause the device not to meet the published specifications.


DISCLAIMER

SG Micro Corp reserves the right to make any change in circuit design, or specifications without prior notice.

LOGIC SYMBOL



LOGIC DIAGRAM



FUNCTION TABLE


CONTROL INPUT			INPUT			OUTPUT							
1E	2E	3E	0A	1A	2A	0Y	1Y	2Y	3Y	4Y	5Y	6Y	7Y
H	X	X	X	X	X	H	H	H	H	H	H	H	H
X	H	X	X	X	X	H	H	H	H	H	H	H	H
X	X	L	X	X	X	H	H	H	H	H	H	H	H
L	L	H	L	L	L	L	H	H	H	H	H	H	H
			H	L	L	H	L	H	H	H	H	H	H
			L	H	L	H	H	L	H	H	H	H	H
			H	H	L	H	H	L	H	H	H	H	H
			L	L	H	H	H	L	H	H	H	H	H
			H	L	H	H	H	H	H	H	L	H	H
			L	H	H	H	H	H	H	H	H	L	H
			H	H	H	H	H	H	H	H	H	H	H

H = High Voltage Level

L = Low Voltage Level

X = Don't Care

PIN CONFIGURATION



PIN DESCRIPTION

PIN	NAME	FUNCTION
1, 2, 3	0A, 1A, 2A	Address Inputs.
4, 5	1 \bar{E} , 2 \bar{E}	Enable Inputs (Active Low).
6	3E	Enable Input (Active High).
8	GND	Ground.
15, 14, 13, 12, 11, 10, 9, 7	0 \bar{Y} , 1 \bar{Y} , 2 \bar{Y} , 3 \bar{Y} , 4 \bar{Y} , 5 \bar{Y} , 6 \bar{Y} , 7 \bar{Y}	Outputs.
16	V _{CC}	Supply Voltage.
Exposed Pad	GND	This is not a supply pin. The exposed pad can be left floating or soldered to the ground.

ELECTRICAL CHARACTERISTICS(Full = -40°C to +125°C, all typical values are measured at $V_{CC} = 3.3V$ and $T_A = +25^\circ C$, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	TEMP	MIN	TYP	MAX	UNITS	
High-Level Input Voltage	V_{IH}	$V_{CC} = 1.2V$	Full	1.05			V	
		$V_{CC} = 1.65V$ to $1.95V$	Full	$0.65 \times V_{CC}$				
		$V_{CC} = 2.3V$ to $2.7V$	Full	1.5				
		$V_{CC} = 2.7V$ to $3.6V$	Full	1.8				
Low-Level Input Voltage	V_{IL}	$V_{CC} = 1.2V$	Full			0.4	V	
		$V_{CC} = 1.65V$ to $1.95V$	Full			$0.35 \times V_{CC}$		
		$V_{CC} = 2.3V$ to $2.7V$	Full			0.7		
		$V_{CC} = 2.7V$ to $3.6V$	Full			0.8		
High-Level Output Voltage	V_{OH}	$V_I = V_{IH}$ or V_{IL}	$V_{CC} = 1.65V$ to $3.6V$, $I_O = -100\mu A$	Full	$V_{CC} - 0.05$	$V_{CC} - 0.005$	V	
			$V_{CC} = 1.65V$, $I_O = -4mA$	Full	1.45	1.55		
			$V_{CC} = 2.3V$, $I_O = -8mA$	Full	2.05	2.15		
			$V_{CC} = 2.7V$, $I_O = -12mA$	Full	2.4	2.55		
			$V_{CC} = 3.0V$, $I_O = -18mA$	Full	2.55	2.75		
			$V_{CC} = 3.0V$, $I_O = -24mA$	Full	2.45	2.7		
Low-Level Output Voltage	V_{OL}	$V_I = V_{IH}$ or V_{IL}	$V_{CC} = 1.65V$ to $3.6V$, $I_O = 100\mu A$	Full		0.005	0.05	V
			$V_{CC} = 1.65V$, $I_O = 4mA$	Full		0.1	0.2	
			$V_{CC} = 2.3V$, $I_O = 8mA$	Full		0.15	0.25	
			$V_{CC} = 2.7V$, $I_O = 12mA$	Full		0.15	0.3	
			$V_{CC} = 3.0V$, $I_O = 24mA$	Full		0.3	0.55	
Input Leakage Current	I_I	$V_{CC} = 3.6V$, $V_I = 5.5V$ or GND	Full		± 0.05	± 10	μA	
Supply Current	I_{CC}	$V_{CC} = 3.6V$, $V_I = V_{CC}$ or GND, $I_O = 0A$	Full		0.05	10	μA	
Additional Supply Current	ΔI_{CC}	Per input pin, $V_{CC} = 2.7V$ to $3.6V$, $V_I = V_{CC} - 0.6V$, $I_O = 0A$	Full		0.05	20	μA	
Input Capacitance	C_I	$V_{CC} = 0V$ to $3.6V$, $V_I = GND$ to V_{CC}	+25°C		4		pF	

DYNAMIC CHARACTERISTICS

(For test circuit, see Figure 1. All typical values are measured at $T_A = +25^\circ\text{C}$ and $V_{CC} = 1.2\text{V}, 1.8\text{V}, 2.5\text{V}, 2.7\text{V}$ and 3.3V respectively, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	TEMP	MIN	TYP	MAX	UNITS	
Propagation Delay ⁽¹⁾	t_{PD}	nA to n \bar{Y} , see Figure 2	$V_{CC} = 1.14\text{V}$	+25°C		16		ns
			$V_{CC} = 1.2\text{V}$	+25°C		16		
			$V_{CC} = 1.65\text{V to }1.95\text{V}$	+25°C		6.5		
			$V_{CC} = 2.3\text{V to }2.7\text{V}$	+25°C		4.5		
			$V_{CC} = 2.7\text{V}$	+25°C		4		
			$V_{CC} = 3.0\text{V to }3.6\text{V}$	+25°C		3.5		
		3E to n \bar{Y} , see Figure 2	$V_{CC} = 1.14\text{V}$	+25°C		16		ns
			$V_{CC} = 1.2\text{V}$	+25°C		17.5		
			$V_{CC} = 1.65\text{V to }1.95\text{V}$	+25°C		7.8		
			$V_{CC} = 2.3\text{V to }2.7\text{V}$	+25°C		4.8		
			$V_{CC} = 2.7\text{V}$	+25°C		4.2		
			$V_{CC} = 3.0\text{V to }3.6\text{V}$	+25°C		3.8		
		n \bar{E} to n \bar{Y} , see Figure 3	$V_{CC} = 1.14\text{V}$	+25°C		14		ns
			$V_{CC} = 1.2\text{V}$	+25°C		14.5		
			$V_{CC} = 1.65\text{V to }1.95\text{V}$	+25°C		6.5		
			$V_{CC} = 2.3\text{V to }2.7\text{V}$	+25°C		4.2		
			$V_{CC} = 2.7\text{V}$	+25°C		3.8		
			$V_{CC} = 3.0\text{V to }3.6\text{V}$	+25°C		3.5		
Output Skew Time	$t_{SK(O)}$		+25°C		0.5		ns	
Power Dissipation Capacitance ⁽²⁾	C_{PD}	Per input, $V_I = \text{GND to } V_{CC}$	$V_{CC} = 1.65\text{V to }1.95\text{V}$	+25°C		23		pF
			$V_{CC} = 2.3\text{V to }2.7\text{V}$	+25°C		25		
			$V_{CC} = 3.0\text{V to }3.6\text{V}$	+25°C		27		

NOTES:

- t_{PD} is the same as t_{PLH} and t_{PHL} .
- C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma(C_L \times V_{CC}^2 \times f_o)$$

where:

f_i = Input frequency in MHz.

f_o = Output frequency in MHz.


C_L = Output load capacitance in pF.

V_{CC} = Supply voltage in Volts.

N = Number of inputs switching.

$\Sigma(C_L \times V_{CC}^2 \times f_o)$ = Sum of outputs.

TEST CIRCUIT



Test conditions are given in Table 1.

Definitions for test circuit:

R_L = Load resistance.

C_L = Load capacitance including jig and probe capacitance.


R_T = Termination resistance should be equal to output impedance Z_O of the pulse generator.

Figure 1. Test Circuit for Measuring Switching Times

Table 1. Test Conditions

SUPPLY VOLTAGE	INPUT		LOAD	
V_{CC}	V_I	t_R, t_F	C_L	R_L
1.14V	V_{CC}	$\leq 2\text{ns}$	5pF	1M Ω
1.2V	V_{CC}	$\leq 2\text{ns}$	30pF	1k Ω
1.65V to 1.95V	V_{CC}	$\leq 2\text{ns}$	30pF	1k Ω
2.3V to 2.7V	V_{CC}	$\leq 2\text{ns}$	30pF	500 Ω
2.7V	2.7V	$\leq 2.5\text{ns}$	50pF	500 Ω
3.0V to 3.6V	2.7V	$\leq 2.5\text{ns}$	50pF	500 Ω

WAVEFORMS




Test conditions are given in Table 1.

Measurement points are given in Table 2.

Logic levels: V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Figure 2. The Inputs nA, 3E to Outputs nY Propagation Delays



Test conditions are given in Table 1.

Measurement points are given in Table 2.

Logic levels: V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Figure 3. The Inputs nE to Outputs nY Propagation Delays

Table 2. Measurement Points

SUPPLY VOLTAGE	INPUT		OUTPUT
V_{CC}	V_I	V_M	V_M
1.14V	V_{CC}	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$
1.2V	V_{CC}	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$
1.65V to 1.95V	V_{CC}	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$
2.3V to 2.7V	V_{CC}	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$
2.7V	2.7V	1.5V	1.5V
3.0V to 3.6V	2.7V	1.5V	1.5V

REVISION HISTORY


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (FEBRUARY 2021) to REV.A	Page
Changed from product preview to production data.....	All


PACKAGE INFORMATION

PACKAGE OUTLINE DIMENSIONS

TQFN-2.5x3.5-16L




TOP VIEW



BOTTOM VIEW



SIDE VIEW




RECOMMENDED LAND PATTERN (Unit: mm)

Symbol	Dimensions In Millimeters		
	MIN	MOD	MAX
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
A2	0.203 REF		
b	0.20	0.25	0.30
D	2.40	2.50	2.60
D1	0.85	1.00	1.15
E	3.40	3.50	3.60
E1	1.85	2.00	2.15
e	0.45	0.50	0.55
L	0.30	0.40	0.50


PACKAGE INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.


KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
TQFN-2.5×3.5-16L	13"	12.4	2.80	3.80	0.95	4.0	8.0	2.0	12.0	Q1

DD0001

PACKAGE INFORMATION

CARTON BOX DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF CARTON BOX

Reel Type	Length (mm)	Width (mm)	Height (mm)	Pizza/Carton
13"	386	280	370	5

DD0002