74LVT125; 74LVTH125

3.3 V quad buffer; 3-state

Rev. 8 — 18 August 2021

Product data sheet

1. General description

The 74LVT125; 74LVTH125 is a quad buffer/line driver with 3-state outputs controlled by the output enable inputs ($n\overline{OE}$). A HIGH on $n\overline{OE}$ causes the outputs to assume a high impedance OFF-state. Bus hold data inputs eliminate the need for external pull-up resistors to define unused inputs. This device is fully specified for partial power down applications using I_{OFF} . The I_{OFF} circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.

2. Features and benefits


- · Quad bus interface
- 3-state buffers
- Wide supply voltage range from 2.7 to 3.6 V
- · BiCMOS high speed and output drive
- Output capability: +64 mA and -32 mA
- · Direct interface with TTL levels
- Overvoltage tolerant inputs to 5.5 V
- · Bus hold data inputs eliminate need for external pull-up resistors to hold unused inputs
- Live insertion and extraction permitted
- No bus current loading when output is tied to 5 V bus
- Power-up 3-state
- I_{OFF} circuitry provides partial Power-down mode operation
- Latch-up performance exceeds 500 mA per JESD 78 Class II Level B
- Complies with JEDEC standard JESD8C (2.7 V to 3.6 V)
- ESD protection:
 - HBM EIA/JESD22-A114-A exceeds 2000V
 - MM EIA/JESD22-A115-A exceeds 200V
- Specified from -40 °C to 85 °C

3. Ordering information

Table 1. Ordering information


Type number	Package									
	Temperature range	Name	Description	Version						
74LVT125D	-40 °C to +85 °C	SO14	plastic small outline package; 14 leads;	SOT108-1						
74LVTH125D			body width 3.9 mm							
74LVT125PW	-40 °C to +85 °C	TSSOP14	plastic thin shrink small outline package; 14 leads;	SOT402-1						
74LVTH125PW			body width 4.4 mm							
74LVT125BQ	-40 °C to +85 °C	DHVQFN14	plastic dual in-line compatible thermal enhanced	SOT762-1						
74LVTH125BQ			very thin quad flat package; no leads; 14 terminals; body 2.5 × 3 × 0.85 mm							

4. Functional diagram



5. Pinning information

5.1. Pinning



2/13

5.2. Pin description

Table 2. Pin description

Symbol	Pin	Description
1 OE	1	1 output enable input (active LOW)
1A	2	1 data input
1Y	3	1 data output
2 OE	4	2 output enable input (active LOW)
2A	5	2 data input
2Y	6	2 data output
GND	7	ground (0 V)
3Y	8	3 data output
ЗА	9	3 data input
3 OE	10	3 output enable input (active LOW)
4Y	11	4 data output
4A	12	4 data input
4 OE	13	4 output enable input (active LOW)
V _{CC}	14	supply voltage

6. Functional description

Table 3. Function table

 $H = HIGH \ voltage \ level; \ L = LOW \ voltage \ level; \ X = don't \ care; \ Z = high-impedance \ OFF-state.$

	Input	Output		
nŌĒ	nA	nY		
L	L	L		
L	Н	Н		
Н	X	Z		

3 / 13

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+4.6	V
VI	input voltage	[1]	-0.5	+7.0	V
Vo	output voltage	output in OFF-state or HIGH-state [1]	-0.5	+7.0	V
I _{IK}	input clamping current	V _I < 0 V	-	-50	mA
I _{OK}	output clamping current	V _O < 0 V	-	-50	mA
Io	output current	output in LOW-state	-	128	mA
		output in HIGH-state	-	-64	mA
T _{stg}	storage temperature		-65	+150	°C
Tj	junction temperature	[2]	-	150	°C

^[1] The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{CC}	supply voltage		2.7	-	3.6	V
VI	input voltage		0	-	5.5	V
V_{IH}	HIGH-level input voltage		2.0	-	-	V
V_{IL}	LOW-level input voltage		-	-	0.8	V
I _{OH}	HIGH-level output current		-	-	-32	mA
I _{OL}	LOW-level output current	none	-	-	32	mA
		current duty cycle ≤ 50 %;f ≥ 1 kHz	-	-	64	mA
Δt/ΔV	input transition rise and fall rate		0	-	10	ns/V
T _{amb}	ambient temperature	in free air	-40	-	+85	°C

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ [1]	Max	Unit
T _{amb} = -	40 °C to +85 °C					
V_{IK}	input clamping voltage	I_{IK} = -18 mA; V_{CC} = 2.7 V	-	-0.9	-1.2	V
V_{OH}	HIGH-level output voltage	I_{OH} = -100 μ A; V_{CC} = 2.7 V to 3.6 V	V _{CC} - 0.2	V _{CC} - 0.1	-	V
		I_{OH} = -8 mA; V_{CC} = 2.7 V	2.4	2.5	-	V
		I _{OH} = -32 mA; V _{CC} = 3.0 V	2.0	2.2	-	V

^[2] The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability.

- J	Parameter	Conditions		Min	Typ [1]	Max	Unit
V _{OL}	LOW-level output voltage	V _{CC} = 2.7 V					
		I _{OL} = 100 μA		-	0.1	0.2	V
		I _{OL} = 24 mA		-	0.3	0.5	V
		V _{CC} = 3.0 V					
		I _{OL} = 16 mA		-	0.25	0.4	V
		I _{OL} = 32 mA		-	0.3	0.5	V
		I _{OL} = 64 mA		-	0.4	0.55	V
l _l	input leakage current	all input pins					
		V _{CC} = 0 V or 3.6 V; V _I = 5.5 V		-	1	10	μΑ
		control pins					
		V _{CC} = 3.6 V; V _I = V _{CC} or GND		-	±0.1	±1	μΑ
		data pins	[2]				
		V _{CC} = 3.6 V; V _I = V _{CC}		-	0.1	1	μA
		V _{CC} = 3.6 V; V _I = 0 V		-	-1	-5	μA
I _{OFF}	power-off leakage current	$V_{CC} = 0 \text{ V}; V_{I} \text{ or } V_{O} = 0 \text{ V to } 4.5 \text{ V}$		-	1	±100	μA
I _{BHL}	bus hold LOW current	V _{CC} = 3 V; V _I = 0.8 V	[3]	75	150	-	μA
I _{BHH}	bus hold HIGH current	V _{CC} = 3 V; V _I = 2.0 V		-	-150	-75	μA
I _{BHLO}	bus hold LOW overdrive current	$V_{CC} = 3.6 \text{ V}; V_I = 0 \text{ V to } 3.6 \text{ V}$		500	-	-	μA
I _{внно}	bus hold HIGH overdrive current	$V_{CC} = 3.6 \text{ V}; V_I = 0 \text{ V to } 3.6 \text{ V}$		-	-	-500	μA
I _{LO}	output leakage current	output in HIGH-state when $V_O > V_{CC}$; $V_O = 5.5 \text{ V}$; $V_{CC} = 3.0 \text{ V}$		-	60	125	μA
I _{O(pu/pd)}	power-up/power-down output current	$V_{CC} \le 1.2 \text{ V}; V_O = 0.5 \text{ V to } V_{CC};$ $V_I = \text{GND or } V_{CC}; \text{ nOE} = \text{don't care}$	[4]	-	±1	±100	μA
l _{oz}	OFF-state output current	V_{CC} = 3.6 V; V_I = V_{IH} or V_{IL}					
		output HIGH: V _O = 3.0 V		-	1	5	μΑ
		output LOW: V _O = 0.5 V		-	-1	-5	μΑ
I _{CC}	supply current	V_{CC} = 3.6 V; V_I = GND or V_{CC} ; I_O = 0 A					
		outputs HIGH		-	0.13	0.19	mA
		outputs LOW		-	2	7	mA
		outputs disabled	[5]	-	0.13	0.19	mA
ΔI _{CC}	additional supply current	per input pin; V_{CC} = 3 V to 3.6 V; one input at V_{CC} - 0.6 V and other inputs at V_{CC} or GND	[6]	-	0.1	0.2	mA
Cı	input capacitance	V _I = 0 V or 3.0 V		-	4	-	pF
Co	output capacitance	outputs disabled; V _O = 0 V or 3.0 V		_	8	_	pF

^[1] Typical values are measured at V_{CC} = 3.3 V and T_{amb} = 25 °C.

^[2] Unused pins at V_{CC} or GND.

This is the bus hold overdrive current required to force the input to the opposite logic state.

^[4] This parameter is valid for any V_{CC} between 0 V and 1.2 V with a transition time of up to 10 ms.

From V_{CC} = 1.2 V to V_{CC} = 3.0 V to 3.6 V a transition time of 100 μ s is permitted. This parameter is valid for T_{amb} = 25 °C only.

^[5] I_{CC} is measured with outputs pulled to V_{CC} or GND.

^[6] This is the increase in supply current for each input at the specified voltage level other than V_{CC} or GND.

10. Dynamic characteristics


Table 7. Dynamic characteristics


Voltages are referenced to GND (ground = 0 V); for test circuit see Fig. 8.

Symbol	Parameter	Conditions	Min	Typ [1]	Max	Unit
T _{amb} = -	40 °C to +85 °C			1		
t _{PLH}	LOW to HIGH propagation delay	nAn to nY; see Fig. 6				
		V _{CC} = 2.7 V	-	-	4.5	ns
		V _{CC} = 3.0 V to 3.6 V	1.0	2.7	4.0	ns
t _{PHL}	HIGH to LOW propagation delay	nAn to nY; see Fig. 6				
		V _{CC} = 2.7 V	-	-	4.9	ns
		V _{CC} = 3.0 V to 3.6 V	1.0	2.9	3.9	ns
t _{PZH}	OFF-state to HIGH propagation delay	nOE to nY; see Fig. 7				
		V _{CC} = 2.7 V	-	-	6.0	ns
		V _{CC} = 3.0 V to 3.6 V	1.0	3.4	4.7	ns
t _{PZL}	OFF-state to LOW propagation delay	nOE to nY; see Fig. 7				
		V _{CC} = 2.7 V	-	-	6.5	ns
		V _{CC} = 3.0 V to 3.6 V	1.1	3.4	4.7	ns
t _{PHZ}	HIGH to OFF-state propagation delay	nOE to nY; see Fig. 7				
		V _{CC} = 2.7 V	-	-	5.7	ns
		V _{CC} = 3.0 V to 3.6 V	1.8	3.7	5.1	ns
t _{PLZ}	LOW to OFF-state propagation delay	nOE to nY; see Fig. 7				
		V _{CC} = 2.7 V	-	-	4.0	ns
		V _{CC} = 3.0 V to 3.6 V	1.3	2.6	4.5	ns


^[1] Typical values are at V_{CC} = 3.3 V and T_{amb} = 25 °C.

10.1. Waveforms and test circuit





Enable and disable times of 3-state outputs



Test data is given in Table 8.

Definitions test circuit:

R_L = Load resistance.

C_L = Load capacitance including jig and probe capacitance.

 R_T = Termination resistance should be equal to output impedance Z_o of the pulse generator.

V_{EXT} = Test voltage for switching times.

Fig. 8. Test circuit for measuring switching times

Table 8. Test data


Fig. 7.

Input				Load		V _{EXT}			
V _I f _i t _W		t _W	t _r , t _f C _L R _L		R_L	t _{PHZ} , t _{PZH}	t_{PLZ} , t_{PZL}	t _{PLH} , t _{PHL}	
2.7 V	≤ 10 MHz	500 ns	≤ 2.5 ns	50 pF	500 Ω	GND	6 V	open	

11. Package outline

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



	UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
	mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	8.75 8.55	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
i	nches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075	0.35 0.34	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	0°


1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

	OUTLINE		REFER	EUROPEAN	ISSUE DATE			
	VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
	SOT108-1	076E06	MS-012				99-12-27 03-02-19	

Fig. 9. Package outline SOT108-1 (SO14)

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1



Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE				
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE		
SOT402-1		MO-153				99-12-27 03-02-18		

Fig. 10. Package outline SOT402-1 (TSSOP14)




Fig. 11. Package outline SOT762-1 (DHVQFN14)

12. Abbreviations

Table 9. Abbreviations

Acronym	Description			
BiCMOS	Bipolar Complementary Metal Oxide Semiconductor			
CMOS	Complementary Metal Oxide Semiconductor			
DUT	Device Under Test			
ESD	ElectroStatic Discharge			
НВМ	Human Body Model			
MM	Machine Model			
TTL	Transistor-Transistor Logic			

13. Revision history

Table 10. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes		
74LVT_LVTH125 v.8	20210818	Product data sheet	-	74LVT_LVTH125 v.7		
Modifications:	guidelines of Legal texts Type number Section 1 ar	guidelines of Nexperia. Legal texts have been adapted to the new company name where appropriate.				
74LVT_LVTH125 v.7	20160531	Product data sheet	-	74LVT125 v.6		
Modifications:	guidelines o	 The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. Legal texts have been adapted to the new company name where appropriate. 				
74LVT_LVTH125 v.6	20060306	Product data sheet	-	74LVT125 v.5		
Modifications:		 <u>Section 3</u>: Added type numbers 74LVTH125D, 74LVTH125DB, 74LVTH125PW and 74LVTH125BQ. 				
74LVT125 v.5	20050210	Product data sheet	-	74LVT125 v.4		
74LVT125 v.4	20050207	Product data sheet	-	74LVT125 v.3		
74LVT125 v.3	20040624	Product data sheet	-	74LVT125 v.2		
74LVT125 v.2	19980219	Product specification	-	74LVT125 v.1		
74LVT125 v.1	-	-	-	-		

14. Legal information

Data sheet status

Document status [1][2]	Product status [3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia.

In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal

injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the Nexperia product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). Nexperia does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of Nexperia products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific Nexperia product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. Nexperia accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without Nexperia's warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond Nexperia's specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies Nexperia for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond Nexperia's standard warranty and Nexperia's product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Contents

1. General description	1
2. Features and benefits	1
3. Ordering information	1
4. Functional diagram	2
5. Pinning information	2
5.1. Pinning	2
5.2. Pin description	3
6. Functional description	3
7. Limiting values	4
8. Recommended operating conditions	4
9. Static characteristics	4
10. Dynamic characteristics	6
10.1. Waveforms and test circuit	6
11. Package outline	8
12. Abbreviations	
13. Revision history	11
14. Legal information	