# 3.8V-60V Vin, 1.5A, High Efficiency Step-down DCDC Converter with Programmable Frequency

## **FEATURES**

- Wide Input Range: 3.8V-60V
- Up to 1.5A Continuous Output Current
- 0.8V ±1% Feedback Reference Voltage
- Integrated 220mΩ High-Side MOSFET
- Low Quiescent Current: 190uA
- Pulse Skipping Mode (PSM) in light load
- 100ns Minimum On-time
- Adjustable Soft-start Time
- Adjustable Frequency 100KHz to 1.2MHz
- UV and OV Power Good Output
- External Clock Synchronization
- Precision Enable Threshold for Programmable Input Voltage Under-Voltage Lock Out Protection (UVLO) Threshold and Hysteresis
- Low Dropout Mode Operation
- Derivable Inverting Voltage Regulator
- Over-voltage and Over-Temperature Protection
- Available in an EMSOP-10 Package

## **APPLICATIONS**

- 12-V, 24-V, 48-V Industry and Telecom Power System
- Industrial Automation and Motor Control
- Vehicle Accessories

## DESCRIPTION


The SCT2610 is 1.5A buck converter with wide input voltage, ranging from 3.8V to 60V, which integrates an 220m $\Omega$  high-side MOSFET. The SCT2610, adopting the peak current mode control, supports the Pulse Skipping Modulation (PSM) which assists the converter on achieving high efficiency at light load or standby condition.


The SCT2610 features programmable switching frequency from 100 kHz to 1.2 MHz with an external resistor, which provides the flexibility to optimize either efficiency or external component size. The converter supports external clock synchronization with a frequency band from 100kHz to 1.2MHz. The SCT2610 allows power conversion from high input voltage to low output voltage with a minimum 100ns on-time of high-side MOSFET.

The device offers programmable soft start to prevent inrush current during the startup of output voltage ramping. The SCT2610 features external loop compensation to provide the flexibility to optimize either loop stability or loop response.

The SCT2610 provides cycle-by-cycle current limit, thermal shutdown protection, output over-voltage protection and input voltage under-voltage protection. The device is available in an 10-pin EMSOP package.

#### TYPICAL APPLICATION





3.8V-60V, Asyncronous Buck Converter

Efficiency, Vin=24V, Fsw=500KHz

## **REVISION HISTORY**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Revision 1.0: Release to production

Revision 1.1: Update IEN H in EC and system UVLO calculation formula by EN pin resistor divider

Revision 1.2: Add SW 10ns transient abs spec

## **DEVICE ORDER INFORMATION**

PART NUMBER	PACKAGE MARKING	PACKAGE DISCRIPTION
SCT2610MRE	2610	EMSOP-10

1) For Tape & Reel, Add Suffix R (e.g. SCT2610MRER)

## ABSOLUTE MAXIMUM RATINGS

Over operating free-air temperature unless otherwise noted<sup>(1)</sup>

DESCRIPTION	MIN	MAX	UNIT
VIN, EN	-0.3	65	V
воот	-0.3	72	V
SW	-1	65	V
SW, 10-ns transient	-5	65	V
BOOT-SW	-0.3	6	V
COMP, FB, RT/CLK, SS, PWRGD	-0.3	6	V
Operating junction temperature TJ <sup>(2)</sup>	-40	150	°C
Storage temperature TSTG	-65	150	°C

## PIN CONFIGURATION




Figure 1. 10-Lead Plastic EMSOP

## **PIN FUNCTIONS**

NAME	NO.	PIN FUNCTION
воот	1	Power supply bias for high-side power MOSFET gate driver. Connect a 0.1uF capacitor from BOOT pin to SW pin. Bootstrap capacitor is charged when SW voltage is low.
VIN	2	Input supply voltage. Connect a local bypass capacitor from VIN pin to GND pin. Path from VIN pin to high frequency bypass capacitor and GND must be as short as possible.
EN	3	Enable pin to the regulator with internal pull-up current. Pull below 1.05V to disable the converter. Float or connect to VIN to enable the converter. The tap of resistor divider from VIN to GND connecting EN pin can adjust the input voltage lockout threshold.
SS/TR	4	Slow-start and Tracking. An external capacitor connected to this pin sets the output rise time. Since the voltage on this pin overrides the internal reference, it can be used for tracking and sequencing.
RT/CLK	5	Set the internal oscillator clock frequency or synchronize to an external clock. Connect a resistor from this pin to ground to set switching frequency. An external clock can be input directly to the RT/CLK pin. The internal oscillator synchronizes to the external clock frequency with PLL. If detected clocking edges stops, the operation mode automatically returns to resistor programmed frequency.

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Rating may cause device permanent damage. The device is not guaranteed to function outside of its Recommended Operation Conditions.

<sup>(2)</sup> The IC includes over temperature protection to protect the device during overload conditions. Junction temperature will exceed 150°C when over temperature protection is active. Continuous operation above the specified maximum operating junction temperature will reduce lifetime.

- DIAIDOD		An open drain output, asserts low if output voltage is low due to thermal shutdown,
PWRGD	6	dropout, over-voltage or EN shut down.
FB	7	Inverting input of the trans-conductance error amplifier. The tap of external feedback resistor divider from the output to GND sets the output voltage. The device regulates FB voltage to the internal reference value of 0.8V typical.
COMP	8	Error amplifier output. Connect to frequency loop compensation network.
GND	9	Ground
SW	10	Regulator switching output. Connect SW to an external power inductor
Thermal Pad	11	Heat dissipation path of die. Electrically connection to GND pin. Must be connected to ground plane on PCB for proper operation and optimized thermal performance.

## RECOMMENDED OPERATING CONDITIONS

Over operating free-air temperature range unless otherwise noted

PARAMETER	DEFINITION	MIN	MAX	UNIT
V <sub>IN</sub>	Input voltage range	3.8	60	V
Vout	Output voltage range	0.8	57	V
TJ	Operating junction temperature	-40	150	°C

## **ESD RATINGS**

PARAMETER	DEFINITION	MIN	MAX	UNIT
V	Human Body Model(HBM), per ANSI-JEDEC-JS-001-2014 specification, all pins <sup>(1)</sup>	-2	+2	kV
$V_{ESD}$	Charged Device Model(CDM), per ANSI-JEDEC-JS-002-2014 specification, all pins <sup>(2)</sup>	-0.5	+0.5	kV

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

## THERMAL INFORMATION

PARAMETER	THERMAL METRIC	EMSOP-10L	UNIT
$\theta_{ja}$	Junction-to-ambient thermal resistance (standard board)	62.5	
$ heta_{jctop}$	Junction-to-case (top) thermal resistance	83	°C/W
$\psi_{jt}$	Junction-to-top characterization parameter	1.7	

## **ELECTRICAL CHARACTERISTICS**

V<sub>IN</sub>=24V, T<sub>J</sub>=-40°C~125°C, typical value is tested under 25°C.

SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT	
Power Sup	Power Supply						
V <sub>IN</sub>	Operating input voltage		3.8		60	V	
VIN_UVLO	Input UVLO Threshold Hysteresis	V <sub>IN</sub> rising		3.5 400		V mV	
I <sub>SHDN</sub>	Shutdown current from VIN pin	EN=0, no load		2	5	μΑ	
Iα	Quiescent current from VIN pin	EN floating, no load, non- switching, BOOT-SW=5V, $R_{RT}$ =200 k $\Omega$ , FB=2V		190		μΑ	

## **Power MOSFETs**

## **SCT2610**

SYMBOL	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNI
R <sub>DSON_H</sub>	High-side MOSFET on-resistance	V <sub>BOOT</sub> -V <sub>SW</sub> =5V		220		mΩ
Reference	and Control Loop					
V <sub>REF</sub>	Reference voltage of FB		0.792	0.8	0.808	V
GEA	Error amplifier trans-conductance	-2µA <i<sub>COMP&lt;2µA, V<sub>COMP</sub>=1V</i<sub>		240		μΑ/\
Icomp_src	EA maximum source current	V <sub>FB</sub> =V <sub>REF</sub> -100mV, V <sub>COMP</sub> =1V		30		μA
ICOMP_SNK	EA maximum sink current	V <sub>FB</sub> =V <sub>REF</sub> +100mV, V <sub>COMP</sub> =1V		30		μA
V <sub>COMP</sub> н	COMP high clamp			2.25		V
Vcomp_l	COMP low clamp			0.47		٧
Current Lin	nit and Over Current Protection		1			
ILIM_HS	High-side power MOSFET peak current limit threshold		2.6	3.2	3.8	Α
Enable and	Soft Startup					
V <sub>EN_H</sub>	Enable high threshold			1.2		V
V <sub>EN_L</sub>	Enable low threshold			1.05		V
I <sub>EN_L</sub>	Enable pin pull-up current	EN=1V		1		μA
I <sub>EN_H</sub>	Enable pin pull-up current	EN=1.5V		4		uA
_	Charrie accompant			2.6		uA
I <sub>SS</sub>	Charge current			2.0		uA
		pnization		2.0		uA
Switching l	Frequency and External Clock Synchron Frequency range using RT mode	nization	100	2.0	1200	1
	Frequency and External Clock Synchro	enization R <sub>RT</sub> =200 kΩ(1%)	100	500	1200 550	kHz
Switching I	Frequency and External Clock Synchron Frequency range using RT mode					kHz kHz
Switching I Frange_rt Fsw Frange_clk	Frequency and External Clock Synchron Frequency range using RT mode Switching frequency		450		550	kHz kHz
Switching I FRANGE_RT FSW FRANGE_CLK ton_MIN	Frequency and External Clock Synchron Frequency range using RT mode Switching frequency Frequency range using CLK mode Minimum on-time	R <sub>RT</sub> =200 kΩ(1%)	450	500	550	kHz kHz kHz
Switching I FRANGE_RT FSW FRANGE_CLK ton_MIN	Frequency and External Clock Synchrol Frequency range using RT mode Switching frequency Frequency range using CLK mode Minimum on-time	R <sub>RT</sub> =200 kΩ(1%) V <sub>IN</sub> =24V	450	500	550	kHz kHz kHz ns
Switching I FRANGE_RT FSW FRANGE_CLK ton_MIN	Frequency and External Clock Synchron Frequency range using RT mode Switching frequency Frequency range using CLK mode Minimum on-time	$R_{RT}$ =200 k $\Omega$ (1%) $V_{IN}$ =24V  POWER GOOD (% of FB voltage)	450	500	550	kHz kHz kHz
Switching I FRANGE_RT FSW FRANGE_CLK TON_MIN Power Good	Frequency and External Clock Synchrol Frequency range using RT mode Switching frequency Frequency range using CLK mode Minimum on-time  d Power-good flag under voltage tripping threshold	R <sub>RT</sub> =200 kΩ(1%)  V <sub>IN</sub> =24V  POWER GOOD (% of FB voltage) POWER BAD (% of FB voltage)	450	500 100 95	550	kHz kHz kHz ns
Switching I FRANGE_RT FSW FRANGE_CLK ton_MIN	Frequency and External Clock Synchro Frequency range using RT mode Switching frequency Frequency range using CLK mode Minimum on-time  d Power-good flag under voltage tripping	$R_{RT}$ =200 k $\Omega$ (1%) $V_{IN}$ =24V  POWER GOOD (% of FB voltage)	450	500 100 95 90	550	kHz kHz kHz ns
Switching I FRANGE_RT FSW FRANGE_CLK TON_MIN Power Good	Frequency and External Clock Synchrol Frequency range using RT mode Switching frequency Frequency range using CLK mode Minimum on-time  d Power-good flag under voltage tripping threshold Power-good flag over voltage tripping	R <sub>RT</sub> =200 kΩ(1%)  V <sub>IN</sub> =24V  POWER GOOD (% of FB voltage)  POWER BAD (% of FB voltage)  POWER BAD (% of FB voltage)	450	500 100 95 90 110	550	kHz kHz kHz ns
Switching I FRANGE_RT FSW FRANGE_CLK ton_MIN Power Goo VPG_UV VPG_OV	Frequency and External Clock Synchro Frequency range using RT mode Switching frequency Frequency range using CLK mode Minimum on-time  d Power-good flag under voltage tripping threshold Power-good flag over voltage tripping threshold PWRGD leakage current at high level	R <sub>RT</sub> =200 kΩ(1%)  V <sub>IN</sub> =24V  POWER GOOD (% of FB voltage) POWER BAD (% of FB voltage) POWER BAD (% of FB voltage) POWER GOOD (% of FB voltage)	450	500 100 95 90 110	550 1200	kHz kHz kHz ns
Switching I FRANGE_RT FSW FRANGE_CLK TON_MIN Power Good VPG_UV VPG_OV IPG VPG_LOW	Frequency and External Clock Synchro Frequency range using RT mode Switching frequency Frequency range using CLK mode Minimum on-time  d  Power-good flag under voltage tripping threshold  Power-good flag over voltage tripping threshold  PWRGD leakage current at high level output	$R_{RT}=200 \text{ k}\Omega(1\%)$ $V_{IN}=24V$ $POWER GOOD (\% \text{ of FB voltage})$ $POWER BAD (\% \text{ of FB voltage})$ $POWER BAD (\% \text{ of FB voltage})$ $POWER GOOD (\% \text{ of FB voltage})$ $VPull-Up = 5V$	450	500 100 95 90 110 105	550 1200	kHz kHz kHz ns % % %
Switching I FRANGE_RT FSW FRANGE_CLK TON_MIN Power Good VPG_UV VPG_OV IPG VPG_LOW Protection	Frequency and External Clock Synchro Frequency range using RT mode Switching frequency Frequency range using CLK mode Minimum on-time  d  Power-good flag under voltage tripping threshold  Power-good flag over voltage tripping threshold  PWRGD leakage current at high level output	$R_{RT}=200 \text{ k}\Omega(1\%)$ $V_{IN}=24V$ $POWER GOOD (\% \text{ of FB voltage})$ $POWER BAD (\% \text{ of FB voltage})$ $POWER BAD (\% \text{ of FB voltage})$ $POWER GOOD (\% \text{ of FB voltage})$ $VPull-Up = 5V$	450	500 100 95 90 110 105	550 1200	kHz kHz kHz ns % % %
Switching I FRANGE_RT FSW FRANGE_CLK ton_MIN Power Goo VPG_UV VPG_OV IPG VPG_LOW Protection VOVP	Frequency and External Clock Synchrol Frequency range using RT mode Switching frequency Frequency range using CLK mode Minimum on-time  d  Power-good flag under voltage tripping threshold  Power-good flag over voltage tripping threshold  PWRGD leakage current at high level output  PWRGD low level output voltage	$R_{RT}=200 \text{ k}\Omega(1\%)$ $V_{IN}=24V$ $POWER GOOD (\% \text{ of FB voltage})$ $POWER BAD (\% \text{ of FB voltage})$ $POWER BAD (\% \text{ of FB voltage})$ $POWER GOOD (\% \text{ of FB voltage})$ $VPull-Up = 5V$ $IPull-Up = 1 \text{ mA}$ $V_{FB}/V_{REF} \text{ rising}$ $V_{FB}/V_{REF} \text{ falling}$	450	500 100 95 90 110 105 0.1	550 1200	kHz kHz kHz ns % % % nA V
Switching I FRANGE_RT FSW FRANGE_CLK TON_MIN Power Good VPG_UV VPG_OV IPG VPG_LOW Protection	Frequency and External Clock Synchrol Frequency range using RT mode Switching frequency Frequency range using CLK mode Minimum on-time  d  Power-good flag under voltage tripping threshold Power-good flag over voltage tripping threshold PWRGD leakage current at high level output PWRGD low level output voltage Feedback overvoltage with respect to	R <sub>RT</sub> =200 kΩ(1%)  V <sub>IN</sub> =24V  POWER GOOD (% of FB voltage) POWER BAD (% of FB voltage) POWER BAD (% of FB voltage) POWER GOOD (% of FB voltage) VPull-Up = 5V IPull-Up = 1 mA  V <sub>FB</sub> /V <sub>REF</sub> rising V <sub>FB</sub> /V <sub>REF</sub> falling BOOT-SW falling	450	500 100 95 90 110 105 0.1	550 1200	kHz kHz kHz ns % % % nA V
Switching I FRANGE_RT FSW FRANGE_CLK ton_MIN Power Goo VPG_UV VPG_OV IPG VPG_LOW Protection VOVP	Frequency and External Clock Synchrol Frequency range using RT mode Switching frequency Frequency range using CLK mode Minimum on-time  d  Power-good flag under voltage tripping threshold  Power-good flag over voltage tripping threshold  PWRGD leakage current at high level output PWRGD low level output voltage  Feedback overvoltage with respect to reference voltage	$R_{RT}=200 \text{ k}\Omega(1\%)$ $V_{IN}=24V$ $POWER GOOD (\% \text{ of FB voltage})$ $POWER BAD (\% \text{ of FB voltage})$ $POWER BAD (\% \text{ of FB voltage})$ $POWER GOOD (\% \text{ of FB voltage})$ $VPull-Up = 5V$ $IPull-Up = 1 \text{ mA}$ $V_{FB}/V_{REF} \text{ rising}$ $V_{FB}/V_{REF} \text{ falling}$	450	500 100 95 90 110 105 0.1	550 1200	kHz kHz kHz ns % % % nA V

<sup>\*</sup>Derived from bench characterization

## TYPICAL CHARACTERISTICS




Figure 2. Efficiency vs Load Current, Vout=5V




Figure 4. Load Regulation, Vin=24V, Vout=3.3V




Figure 6. Switching Frequency VS Temperature




Figure 3. Efficiency vs Load Current, Vin=24V




Figure 5. Current Limit VS Temperature




Figure 7. Switching Frequency vs RT Resistor

## **FUNCTIONAL BLOCK DIAGRAM**




Figure 8. Functional Block Diagram

## **OPERATION**

#### Overview

The SCT2610 is a 3.8V-60V input, 1.5A output, buck converter with integrated  $220m\Omega$  Rdson high-side power MOSFET. It implements constant frequency peak current mode control to regulate output voltage, providing excellent line and load transient response and simplifying the external loop compensation design.

The switching frequency is programmable from 100kHz to 1.2MHz with two setting modes, resistor setting frequency mode and the clock synchronization mode, to optimizes either the power efficiency or the external components' sizes. The SCT2610 features adjustable soft-start time to avoid large inrush current and output voltage overshoot during startup. The device also supports monolithic startup with pre-biased output condition. The seamless mode-transition between PWM mode and PSM mode operations ensure high efficiency over wide load current range. The quiescent current is typically 190uA under no load or sleep mode condition to achieve high efficiency at light load.

The SCT2610 has a default input start-up voltage of 3.5V with 400mV hysteresis. The EN pin is a high-voltage pin with a precision threshold that can be used to adjust the input voltage lockout thresholds with two external resistors to meet accurate higher UVLO system requirements. Floating EN pin enables the device with the internal pull-up current to the pin. Connecting EN pin to VIN directly starts up the device automatically.

The SCT2610 full protection features include the input under-voltage lockout, the output over-voltage protection, over current protection with cycle-by-cycle current limiting, output hard short protection and thermal shutdown protection.

#### **Peak Current Mode Control**

The SCT2610 employs fixed frequency peak current mode control. An internal clock initiates turning on the integrated high-side power MOSFET Q1 in each cycle, then inductor current rises linearly. When the current through high-side MOSFET reaches the threshold level set by the COMP voltage of the internal error amplifier, the integrated high-side MOSFET is turned off.

The error amplifier serves the COMP node by comparing the voltage of the FB pin with an internal 0.8V reference voltage. When the load current increases, a reduction in the feedback voltage relative to the reference raises COMP voltage till the average inductor current matches the increased load current. This feedback loop well regulates the output voltage to the reference. The device also integrates an internal slope compensation circuitry to prevent subharmonic oscillation when duty cycle is greater than 50% for a fixed frequency peak current mode control.

The SCT2610 operates in Pulse Skipping Mode (PSM) with light load current to improve efficiency. When the load current decreases, an increment in the feedback voltage leads COMP voltage drop. When COMP falls to a low clamp threshold (470mV typically), device enters PSM. The output voltage decays due to output capacitor discharging during skipping period. Once FB voltage drops lower than the reference voltage, and the COMP voltage rises above low clamp threshold. Then high-side power MOSFET turns on in next clock pulse. After several switching cycles with typical 200mA peak inductor current, COMP voltage drops and is clamped again and pulse skipping mode repeats if the output continues light loaded.

This control scheme helps achieving higher efficiency by skipping cycles to reduce switching power loss and gate drive charging loss. The controller consumption quiescent current is 190uA during skipping period with no switching to improve efficiency further.

### **Enable and Under Voltage Lockout Threshold**


The SCT2610 is enabled when the VIN pin voltage rises above 3.5V and the EN pin voltage exceeds the enable threshold of 1.2V. The device is disabled when the VIN pin voltage falls below 3.1V or when the EN pin voltage is below 1.05V. An internal 1uA pull up current source to EN pin allows the device enable when EN pin floats.

EN pin is a high voltage pin that can be connected to VIN directly to start up the device.

For a higher system UVLO threshold, connect an external resistor divider (R1 and R2) shown in Figure 9 from VIN to EN. The UVLO rising and falling threshold can be calculated by Equation 1 and Equation 2 respectively.

$$R1 = \frac{V_{rise} * 0.875 - V_{fall}}{3.125uA} \tag{1}$$

$$R2 = \frac{R_1 \times 1.05}{V_{fall} - 1.05 + R_1 * 4uA} \tag{2}$$



where

- V<sub>rise</sub> is rising threshold of Vin UVLO
- V<sub>fall</sub> is falling threshold of Vin UVLO

Figure 9. System UVLO by enable divide

## **Output Voltage**

The SCT2610 regulates the internal reference voltage at 0.8V with  $\pm 1\%$  tolerance over the operating temperature and voltage range. The output voltage is set by a resistor divider from the output node to the FB pin. It is recommended to use 1% tolerance or better resistors. Use Equation 3 to calculate resistance of resistor dividers. To improve efficiency at light loads, larger value resistors are recommended. However, if the values are too high, the regulator will be more susceptible to noise affecting output voltage accuracy.

$$R_{FB\_TOP} = \left(\frac{V_{OUT}}{V_{REF}} - 1\right) * R_{FB\_BOT} \tag{3}$$

where

- RFB TOP is the resistor connecting the output to the FB pin.
- RFB BOT is the resistor connecting the FB pin to the ground.

#### **Programmable Soft-Start**

The SCT2610 features programmable soft-start time to prevent inrush current during start-up stage. The soft-start time can be programmed easily by connecting a soft-start capacitor  $C_{ss}$  ( $C_{ss}$  is the C6 on Figure 11) from SS pin to ground.

The SS pin sources an internal 2.6µA current charging the external soft-start capacitor C<sub>ss</sub> when the EN pin exceeds turn-on threshold. The device adopts the lower voltage between the internal voltage reference 0.8V and the SS pin voltage as the reference input voltage of the error amplifier and regulates the output. The soft-start completes when the voltage at the SS pin exceeds the internal reference voltage of 0.8V.

The soft-start capacitor value can be calculated going with following equation 4. Attention should be taken here that the programmed soft-start time should be larger than 4ms.

$$C_{soft-start} = t_{ss} * \frac{2.6uA}{0.8V} \tag{4}$$

Where:

- C<sub>SS</sub> is the soft-start capacitor connected from SS pin to the ground
- t<sub>ss</sub> is the soft-start time

#### **Switching Frequency and Clock Synchronization**

The switching frequency of the SCT2610 is set by placing a resistor between RT/CLK pin and the ground, or synchronizing to an external clock.

In resistor setting frequency mode, a resistor placed between RT/CLK pin to the ground sets the switching frequency over a wide range from 100KHz to 1.2MHz. The RT/CLK pin voltage is typical 0.5V. RT/CLK pin is not allowed to be left floating or shorted to the ground. Use Equation 5 or the plot in Figure 7 to determine the resistance for a switching frequency needed.

$$RT(K\Omega) = \frac{100000}{fsw(KHz)}$$
 (5)

where, fsw is switching clock frequency

Figure 10. Setting Frequency and Clock Synchronization

In clock synchronization mode, the switching frequency synchronizes to an external clock applied to RT/CLK pin. The synchronization frequency range is from 100KHz to 1.2MHz and the rising edge of the SW synchronizes to the falling edge of the external clock at RT/CLK pin with typical 66ns time delay. A square wave clock signal to RT/CLK pin must have high level no lower than 2V, low level no higher than 0.4V, and pulse width larger than 80ns.

In applications where both resistor setting frequency mode and clock synchronization mode are needed, the device can be configured as shown in Figure 10. Before an external clock is present, the device works in resistor setting frequency mode. When an external clock presents, the device automatically transitions from resistor setting mode to external clock synchronization mode. An internal phase locked loop PLL locks internal clock frequency onto the external clock within typical 85us. The converter transitions from the clock synchronization mode to the resistor setting frequency mode when the external clock disappears.

## **Bootstrap Voltage Regulator and Low Drop-out Operation**

An external bootstrap capacitor between BOOT pin and SW pin powers the floating gate driver to high-side power MOSFET. The bootstrap capacitor voltage is charged from an integrated voltage regulator when high-side power MOSFET is off and the external low-side diode conducts. The recommended value of the BOOT capacitor is 0.1 µF

The UVLO of high-side MOSFET gate driver has rising threshold of 2.5V and hysteresis of 230mV. When the device operates with high duty cycle or extremely light load, bootstrap capacitor may be not recharged in considerable long time. The voltage at bootstrap capacitor is insufficient to drive high-side MOSFET fully on. When the voltage across bootstrap capacitor drops below 2.27V, BOOT UVLO occurs. The converter forces turning on an integrated low-side MOSFET periodically to refresh the voltage of bootstrap capacitor to guarantee the converter's operation over a wide duty range.

During the condition of ultra-low voltage difference from the input to the output, SCT2610 operates in Low Drop-Out LDO mode. High-side MOSFET remains turning on as long as the BOOT pin to SW pin voltage is higher than BOOT UVLO threshold 2.5V. When the voltage from BOOT to SW drops below 2.29V, the high-side MOSFET turns off and low-side MOSFET turns on to recharge bootstrap capacitor periodically in the following several switching cycles. Low-side MOSFET only turns on for 100ns in each refresh cycle to minimize the output voltage ripple. Low-side MOSFET may turn on for several times till the bootstrap voltage is charged to higher than 2.5V for high-side MOSFET working normally. The effective duty cycle of the converter during LDO operation can be approaching to 100%

During slowing power up and power down application, the output voltage can closely track the input voltage ramping down thanks to LDO operation mode. As the input voltage is reduced to near the output voltage, i.e. during slowing power-up and power-down application, the off-time of the high side MOSFET starts to approach the minimum value. Without LDO operation mode, beyond this point the switching may become erratic and/or the output voltage will fall out of regulation. To avoid this problem, the SCT2610 LDO mode automatically reduces the switching frequency to increase the effective duty cycle and maintain regulation.

### **Over Current Limit**

The SCT2610 implements over current protection with fold back current limit. The SCT2610 cycle-by-cycle limits high-side MOSFET peak current to avoid inductor current running away during unexpected overload or output hard short condition.

When overload or hard short happens, the converter cannot provide output current to satisfy loading requirement. The inductor current is clamped at over current limitation. Thus, the output voltage drops below regulated voltage

## **SCT2610**

with FB voltage less than internal reference voltage continuously. The COMP pin voltage ramps up to high clamp voltage 2.25V typical.

The SCT2610 implements frequency foldback to protect the converter in unexpected overload or output hard short condition at higher switching frequencies and input voltages. The oscillator frequency is divided by 1, 2, 4, and 8 as the FB pin voltage falls from 0.8 V to 0 V. The SCT2610 uses a digital frequency foldback to enable synchronization to an external clock during normal start-up and fault conditions. During short-circuit events, the inductor current can exceed the peak current limit because of the high input voltage and the minimum on-time. When the output voltage is forced low by the shorted load, the inductor current decreases slowly during the switch off-time. The frequency foldback effectively increases the off-time by increasing the period of the switching cycle providing more time for the inductor current to ramp down.

With a maximum frequency foldback ratio of 8, there is a maximum frequency at which the inductor current can be controlled by frequency foldback protection. Equation 6 calculates the maximum switching frequency at which the inductor current remains under control when V<sub>OUT</sub> is forced to V<sub>OUT\_SHORT</sub>. The selected operating frequency must not exceed the calculated value.

$$f_{sw(\max skip)} = \frac{f_{DIV}}{t_{min\_oN}} \times \left(\frac{I_{LIMIT} \times R_{DC} + V_{OUT\_SHORT} + V_d}{V_{IN\_MAX} - I_{LIMIT} \times R_{DS(on)} + V_d}\right)$$
(6)

where

I<sub>LIMIT</sub>: Limited average currentR<sub>DC</sub>: Inductor DC resistanceV<sub>IN MAX</sub>: Maximum input voltage

Vout short: Output voltage during short

 $V_d$ : Diode voltage drop

R<sub>DS(on)</sub>: Integrated high side FET on resistance

 $T_{min\_ON}$ : Controllable minimum on time  $f_{DIV}$ : Frequency divide equals (1,2,4 or 8)

## **Over voltage Protection**

The SCT2610 implements the Over-voltage Protection OVP circuitry to minimize output voltage overshoot during load transient, recovering from output fault condition or light load transient. The overvoltage comparator in OVP circuit compares the FB pin voltage to the internal reference voltage. When FB voltage exceeds 110% of internal 0.8V reference voltage, the high-side MOSFET turns off to avoid output voltage continue to increase. When the FB pin voltage falls below 105% of the 0.8V reference voltage, the high-side MOSFET can turn on again.

## **Power Good (PWRGD Pin)**

The PWRGD pin is an open-drain output. A pull up resistor between the values of  $10K\Omega$  and  $100K\Omega$  to a voltage source that is 5V or less is recommended.

Once the FB pin is between 95% and 105% of the internal voltage reference the PWRGD pin is de-asserted and the pin floats with 260 clock cycles deglitching time. The PWRGD pin is pulled low when the FB is lower than 90% or greater than 110% of the nominal internal reference voltage with 4 clock cycles. Also, the PWRGD is pulled low if Vin UVLO or thermal shutdown are asserted or the EN pin pulled low.

## **Thermal Shutdown**

The SCT2610 protects the device from the damage during excessive heat and power dissipation conditions. Once the junction temperature exceeds 172 degrees, the internal thermal sensor stops power MOSFETs switching. When the junction temperature falls below 160 degrees, the device restarts with soft start phase.

## **APPLICATION INFORMATION**

## **Typical Application**




Figure 11. SCT2610 Design Example, 3.3V Output with Programmable UVLO

**Design Parameters** 

Design Parameters	Example Value
Input Voltage	24V Normal 4.5V to 60V
Output Voltage	3.3V
Maximum Output Current	1.5A
Switching Frequency	500 KHz
Output voltage ripple (peak to peak)	16.5mV
Transient Response 0.375A to 1.125A load step	ΔVout = 100mV
Start Input Voltage (rising VIN)	5.73V
Stop Input Voltage (falling VIN)	4.045V

## **Output Voltage**

The output voltage is set by an external resistor divider R5 and R6 in typical application schematic. Recommended R6 resistance is  $10.2 \text{K}\Omega$ . Use equation 7 to calculate R5.

$$R_5 = \left(\frac{V_{OUT}}{V_{RFF}} - 1\right) * R_6 \tag{7}$$

where:

 $\bullet~~V_{\text{REF}}$  is the feedback reference voltage, typical 0.8V

Table 1. R<sub>5</sub>, R<sub>6</sub>Value for Common Output Voltage (Room Temperature)

Vout	R <sub>5</sub>	R <sub>6</sub>
2.5 V	21.5 ΚΩ	10.2 ΚΩ
3.3 V	31.6 KΩ	10.2 ΚΩ
5 V	53.6 KΩ	10.2 ΚΩ
12 V	143 ΚΩ	10.2 ΚΩ
24V	294 ΚΩ	10.2 ΚΩ
36V	442 KΩ	10.2 ΚΩ
48V	604 ΚΩ	10.2 ΚΩ

## **Switching Frequency**

Higher switching frequencies support smaller profiles of output inductors and output capacitors, resulting in lower voltage and current ripples. However, the higher switching frequency causes extra switching loss, which downgrades converter's overall power efficiency and thermal performance. The 100ns minimum on-time limitation also restricts the selection of higher switching frequency. In this design, a moderate switching frequency of 500 kHz is selected to achieve both small solution size and high efficiency operation.

The resistor connected from RT/CLK to GND sets switching frequency of the converter. The resistor value required for a desired frequency can be calculated using equation 8, or determined from Figure 7.

$$R_3(\mathrm{K}\Omega) = \frac{100000}{\mathrm{fsw}\,(\mathrm{KHz}\,)} \tag{8}$$

where:

fsw is the desired switching frequency

Table 2. R<sub>FSW</sub> Value for Common Switching Frequencies (Room Temperature)

Fsw	R <sub>3</sub> (R <sub>FSW</sub> )
200 KHz	500 KΩ
330 KHz	301 ΚΩ
500 KHz	200 ΚΩ
1100 KHz	90.9 ΚΩ

## **Under Voltage Lock-Out**

An external voltage divider network of  $R_1$  from the input to EN pin and  $R_2$  from EN pin to the ground can set the input voltage's Under Voltage Lock-Out (UVLO) threshold. The UVLO has two thresholds, one for power up when the input voltage is rising and the other for power down or brown outs when the input voltage is falling. For the example design, the supply should turn on and start switching once the input voltage increases above 5.73V (start or enable). After the regulator starts switching, it should continue to do so until the input voltage falls below 4.045 V (stop or disable). Use Equation 9 and Equation 10 to calculate the values 309 k $\Omega$  and 76.8 k $\Omega$  of  $R_1$  and  $R_2$  resistors.

$$R1 = \frac{V_{rise} * 0.875 - V_{fall}}{3.125uA} \tag{9}$$

$$R2 = \frac{R_1 \times 1.05}{V_{fall} - 1.05 + R_1 * 4uA} \tag{10}$$

#### **Inductor Selection**

There are several factors should be considered in selecting inductor such as inductance, saturation current, the RMS current and DC resistance(DCR). Larger inductance results in less inductor current ripple and therefore leads to lower output voltage ripple. However, the larger value inductor always corresponds to a bigger physical size, higher series resistance, and lower saturation current. A good rule for determining the inductance to use is to allow the inductor peak-to-peak ripple current to be approximately 20%~40% of the maximum output current.

The peak-to-peak ripple current in the inductor ILPP can be calculated as in Equation 11.

$$I_{LPP} = \frac{V_{OUT} * (V_{IN} - V_{OUT})}{V_{IN} * L * f_{SW}}$$
(11)

#### Where

- ILPP is the inductor peak-to-peak current
- L is the inductance of inductor
- fsw is the switching frequency
- V<sub>OUT</sub> is the output voltage
- V<sub>IN</sub> is the input voltage

Since the inductor-current ripple increases with the input voltage, so the maximum input voltage in application is always used to calculate the minimum inductance required. Use Equation 12 to calculate the inductance value.

$$L_{MIN} = \frac{V_{OUT}}{f_{SW} * LIR * I_{OUT(max)}} * (1 - \frac{V_{OUT}}{V_{IN(max)}})$$
 (12)

#### Where

- L<sub>MIN</sub> is the minimum inductance required
- f<sub>sw</sub> is the switching frequency
- V<sub>OUT</sub> is the output voltage
- V<sub>IN(max)</sub> is the maximum input voltage
- I<sub>OUT(max)</sub> is the maximum DC load current
- LIR is coefficient of ILPP to IOUT

The total current flowing through the inductor is the inductor ripple current plus the output current. When selecting an inductor, choose its rated current especially the saturation current larger than its peak operation current and RMS current also not be exceeded. Therefore, the peak switching current of inductor, ILPEAK and ILRMS can be calculated as in equation 13 and equation 14.

$$I_{LPEAK} = I_{OUT} + \frac{I_{LPP}}{2} \tag{13}$$

$$I_{LRMS} = \sqrt{(I_{OUT})^2 + \frac{1}{12} * (I_{LPP})^2}$$
 (14)

## Where

- I<sub>LPEAK</sub> is the inductor peak current
- Iout is the DC load current
- I<sub>LPP</sub> is the inductor peak-to-peak current
- ILRMS is the inductor RMS current

In overloading or load transient conditions, the inductor peak current can increase up to the switch current limit of the device which is typically 3.2A. The most conservative approach is to choose an inductor with a saturation current rating greater than 3.2A. Because of the maximum ILPEAK limited by device, the maximum output current that the SCT2610 can deliver also depends on the inductor current ripple. Thus, the maximum desired output current also

affects the selection of inductance. The smaller inductor results in larger inductor current ripple leading to a lower maximum output current.

#### **Diode Selection**

The SCT2610 requires an external catch diode between the SW pin and GND. The selected diode must have a reverse voltage rating equal to or greater than VIN(max). The peak current rating of the diode must be greater than the maximum inductor current. Schottky diodes are typically a good choice for the catch diode due to their low forward voltage. The lower the forward voltage of the diode, the higher the efficiency of the regulator.

Typically, diodes with higher voltage and current ratings have higher forward voltages. A diode with a minimum of 60-V reverse voltage is preferred to allow input voltage transients up to the rated voltage of the SCT2610.

For the example design, the B360B-13-F Schottky diode is selected for its lower forward voltage and good thermal characteristics compared to smaller devices. The typical forward voltage of the B360B-13-F is 0.7 volts at 3 A.

The diode must also be selected with an appropriate power rating. The diode conducts the output current during the off-time of the internal power switch. The off-time of the internal switch is a function of the maximum input voltage, the output voltage, and the switching frequency. The output current during the off-time is multiplied by the forward voltage of the diode to calculate the instantaneous conduction losses of the diode. At higher switching frequencies, the ac losses of the diode need to be taken into account. The ac losses of the diode are due to the charging and discharging of the junction capacitance and reverse recovery charge. Equation 15 is used to calculate the total power dissipation, including conduction losses and ac losses of the diode.

The B360B-13-F diode has a junction capacitance of 200 pF. Using Equation 15, the total loss in the diode at the maximum input voltage is 0.792 W.

If the power supply spends a significant amount of time at light load currents or in sleep mode, consider using a diode which has a low leakage current and slightly higher forward voltage drop.

$$P_{D} = \frac{(V_{IN\_MAX} - V_{OUT}) \times I_{OUT} \times V_{d}}{V_{IN\_MAX}} + \frac{C_{j} \times f_{SW} \times (V_{IN} + V_{d})^{2}}{2}$$
(15)

### **Input Capacitor Selection**

The input current to the step-down DCDC converter is discontinuous, therefore it requires a capacitor to supply the AC current to the step-down DCDC converter while maintaining the DC input voltage. Use capacitors with low ESR for better performance. Ceramic capacitors with X5R or X7R dielectrics are usually suggested because of their low ESR and small temperature coefficients, and it is strongly recommended to use another lower value capacitor (e.g. 0.1uF) with small package size (0603) to filter high frequency switching noise. Place the small size capacitor as close to VIN and GND pins as possible.

The voltage rating of the input capacitor must be greater than the maximum input voltage. And the capacitor must also have a ripple current rating greater than the maximum input current ripple. The RMS current in the input capacitor can be calculated using Equation 16.

$$I_{CINRMS} = I_{OUT} * \sqrt{\frac{V_{OUT}}{V_{IN}}} * (1 - \frac{V_{OUT}}{V_{IN}})$$
 (16)

The worst case condition occurs at V<sub>IN</sub>=2\*V<sub>OUT</sub>, where:

$$I_{CINRMS} = 0.5 * I_{OUT} \tag{17}$$

For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current.

When selecting ceramic capacitors, it needs to consider the effective value of a capacitor decreasing as the DC bias voltage across a capacitor increasing.

The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be calculated using Equation 18 and the maximum input voltage ripple occurs at 50% duty cycle.

$$\Delta V_{IN} = \frac{I_{OUT}}{f_{SW} * C_{IN}} * \frac{V_{OUT}}{V_{IN}} * (1 - \frac{V_{OUT}}{V_{IN}})$$
(18)

For this example, two 2.2µF, X7R ceramic capacitors rated for 100 V in parallel are used. And a 0.1 µF for high-frequency filtering capacitor is placed as close as possible to the device pins.

## **Bootstrap Capacitor Selection**

A 0.1µF ceramic capacitor must be connected between BOOT pin and SW pin for proper operation. A ceramic capacitor with X5R or better grade dielectric is recommended. The capacitor should have a 10V or higher voltage rating.

### **Output Capacitor Selection**

The selection of output capacitor will affect output voltage ripple in steady state and load transient performance.

The output ripple is essentially composed of two parts. One is caused by the inductor current ripple going through the Equivalent Series Resistance ESR of the output capacitors and the other is caused by the inductor current ripple charging and discharging the output capacitors. To achieve small output voltage ripple, choose a low-ESR output capacitor like ceramic capacitor. For ceramic capacitors, the capacitance dominates the output ripple. For simplification, the output voltage ripple can be estimated by Equation 19 desired.

$$\Delta V_{OUT} = \frac{V_{OUT} * (V_{IN} - V_{OUT})}{8 * f_{SW}^2 * L * C_{OUT} * V_{IN}}$$
(19)

Where

- ΔV<sub>OUT</sub> is the output voltage ripple
- f<sub>SW</sub> is the switching frequency
- · L is the inductance of inductor
- C<sub>OUT</sub> is the output capacitance
- V<sub>OUT</sub> is the output voltage
- V<sub>IN</sub>is the input voltage

Due to capacitor's degrading under DC bias, the bias voltage can significantly reduce capacitance. Ceramic capacitors can lose most of their capacitance at rated voltage. Therefore, leave margin on the voltage rating to ensure adequate effective capacitance. Typically, two 47µF ceramic output capacitors work for most applications.

#### **Compensation Components**

The SCT2610 employs peak current mode control for easy compensation and fast transient response. An external network comprising resister R4, ceramic capacitors C7 and optional C6 connected to the COMP pin is used for the loop compensation. The equation 20 shows the close-loop small signal transfer function.

$$H(S) = \left[ A_{EA} * \frac{1 + \frac{S}{2\pi * f_{Z1}}}{\left(1 + \frac{S}{2\pi * f_{P1}}\right) * \left(1 + \frac{S}{2\pi * f_{P2}}\right)} \right] * \left[ G_{ISNS} * \frac{V_{OUT}}{I_{OUT}} * \frac{1 + \frac{S}{2\pi * f_{Z2}}}{1 + \frac{S}{2\pi * f_{P2}}} \right] * \frac{V_{FB}}{V_{OUT}}$$

$$(20)$$

where

- AEA is error amplifier voltage gain
- G<sub>ISNS</sub> is COMP to SW current trans-conductance, 17A/V typically

The DC voltage gain of the loop is given by equation 21.

$$A_{VDC} = A_{EA} * G_{ISNS} * \frac{V_{FB}}{I_{OUT}}$$

$$\tag{21}$$

The system has two noteworthy poles: one is due to the compensation capacitor C7 and the error amplifier output resistor. The other is caused by the output capacitor and the load resistor. These poles as located at:

$$f_{P1} = \frac{1}{2\pi * R_{OEA} * C_7} = \frac{G_{EA}}{2\pi * A_{EA} * C_7}$$
(22)

$$f_{P2} = \frac{1}{2\pi * R_{LOAD} * C_{OUT}} = \frac{I_{OUT}}{2\pi * V_{OUT} * C_{OUT}}$$
(23)

where

- ROEA is error amplifier output resistor
- GEA is Error amplifier trans-conductance, 300uS typically
- R<sub>LOAD</sub> is equivalent load resistor

The system has one zero of importance from R4 and C7. fz1 is used to counteract the fp2, and fz1 located at:

$$f_{Z1} = \frac{1}{2\pi * C_7 * R_A} \tag{24}$$

The system may have another important zero if the output capacitor has a large capacitance or a high ESR value. The zero, due to the ESR and the capacitance of the output capacitor is calculated by Equation 25.

$$f_{Z2} = \frac{1}{2\pi * C_{OUT} * ESR} \tag{25}$$

In this case, a third pole set by the optional compensation capacitor C6 and the compensation resistor R4 is used to compensates the effect of the ESR zero. This pole is calculated by Equation 26.

$$f_{P3} = \frac{1}{2\pi * C_6 * R_4} \tag{26}$$

The crossover frequency of converter is shown in Equation 27.

$$f_C = \frac{V_{FB}}{V_{OUT}} * \frac{G_{EA} * G_{ISNS} * R_4}{2\pi * C_{OUT}}$$
 (27)

The system crossover frequency, where the feedback loop has unity gain, is important. A lower crossover frequency results in slower line and load transient response. A higher crossover frequency could cause the system unstable. A recommended rule of thumb is to set the crossover frequency to be approximately 1/10 of switching frequency.

The following steps can be followed to calculate the external compensation components. Calculate the compensation resistor R4 with Equation 28 once crossover frequency is selected.

$$R_4 = \frac{V_{OUT}}{V_{FB}} * \frac{2\pi * C_{OUT} * f_C}{G_{EA} * G_{ISNS}}$$
 (28)

Then calculate C7 by placing a compensation zero at or before the output stage pole.

$$C_7 = \frac{R_{LOAD} * C_{OUT}}{R4} \tag{29}$$

Determine if the optional compensation capacitor C6 is required. Generally, it is required if the ESR zero  $f_{Z2}$  is located less than half of the switching frequency. Then fp3 can be used to cancel fz2. C6 can be calculated with Equation 30.

$$C_6 = \frac{C_{OUT} \times ESR}{R_A} \tag{30}$$

Table 3 lists typical values of compensation components for some standard output voltages with various output ceramic capacitors and inductors. The values of the compensation components have been optimized for fast transient responses and good stability. For the conditions not list in Table 3, customers can use Equation 28-Equation 30 to optimize the compensation components.

Table 3: Compensation Values for Typical Output Voltage/Capacitor Combinations at fsw=500KHz

Vout	L1	COUT	R4	C7	C6
2.5V	10uH	2*47uF	16.9K	4.7nF	68pF (optional)
3.3V	16uH	2*47uF	20K	4.7 nF	47pF (optional)
5V	22uH	2*47uF	33.2K	3.3nF	22pF (optional)
12V	33uH	2*47uF	53.6K	1nF	220pF
24V	68uH	2*47uF	105k	1nF	220pF

## **Application Waveforms**

Vin=24V, Vout=3.3V, unless otherwise noted




Figure 12. Power up(Iload=1.5A)




Figure 13. Power down(Iload=1.5A)




Figure 14.EN toggle (Iload=1.5A)




Figure 15. EN toggle (Iload=20mA)




Figure 16. Over Current Protection(1A to hard short)




Figure 17. Over Current Release (hard short to 1A)

## **Application Waveforms(continued)**

Vin=24V, Vout=3.3V, unless otherwise noted




Figure 18. Load Transient (0.15A-1.35A, 1.6A/us)




Figure 19. Load Transient (0.375A-1.125A, 1.6A/us)




Figure 20. Output Ripple (Iload=0A)




Figure 21. Output Ripple (Iload=100mA)




Figure 22. Output Ripple (Iload=1.5A)




Figure 23. Thermal, 24VIN, 3.3Vout, 1.5A

#### **Layout Guideline**

Proper PCB layout is a critical for SCT2610's stable and efficient operation. The traces conducting fast switching currents or voltages are easy to interact with stray inductance and parasitic capacitance to generate noise and degrade performance. For better results, follow these guidelines as below:

- 1. Power grounding scheme is very critical because of carrying power, thermal, and glitch/bouncing noise associated with clock frequency. The thumb of rule is to make ground trace lowest impendence and power are distributed evenly on PCB. Sufficiently placing ground area will optimize thermal and not causing over heat area.
- 2. Place a low ESR ceramic capacitor as close to VIN pin and the ground as possible to reduce parasitic effect.
- 3. Freewheeling diode should be place as close to SW pin and the ground as possible to reduce parasitic effect.
- 4. For operation at full rated load, the top side ground area must provide adequate heat dissipating area. Make sure top switching loop with power have lower impendence of grounding.
- 5. The bottom layer is a large ground plane connected to the ground plane on top layer by vias. The power pad should be connected to bottom PCB ground planes using multiple vias directly under the IC. The center thermal pad should always be soldered to the board for mechanical strength and reliability, using multiple thermal vias underneath the thermal pad. Improper soldering thermal pad to ground plate on PCB will cause SW higher ringing and overshoot besides downgrading thermal performance. it is recommended 8mil diameter drill holes of thermal vias, but a smaller via offers less risk of solder volume loss. On applications where solder volume loss thru the vias is of concern, plugging or tenting can be used to achieve a repeatable process.
- 6. Output inductor and freewheeling diode should be placed close to the SW pin. The switching area of the PCB conductor minimized to prevent excessive capacitive coupling.
- 7. The RT/CLK terminal is sensitive to noise so the RT resistor should be located as close as possible to the IC and routed with minimal lengths of trace.
- 8. UVLO adjust and RT resistors, loop compensation and feedback components should connect to small signal ground which must return to the GND pin without any interleaving with power ground.
- Route BOOT capacitor trace on the other layer than top layer to provide wide path for topside ground.
- 10. For achieving better thermal performance, a four-layer layout is strongly recommended.







Figure 19. PCB Layout Example

## **PACKAGE INFORMATION**







MSOP10/PP Package Outline Dimensions

Symbol	Dimensions in Millimeters		Dimensions in Inches	
	Min.	Max.	Min.	Max.
Α	0.820	1.100	0.032	0.043
A1	0.020	0.150	0.001	0.006
A2	0.750	0.950	0.030	0.037
b	0.180	0.280	0.007	0.011
С	0.090	0.230	0.004	0.009
D	2.900	3.100	0.114	0.122
D1	1.700	1.900	0.067	0.075
е	0.50(BSC)		0.020(BSC)	
Е	2.900	3.100	0.114	0.122
E1	4.750	5.050	0.187	0.199
E2	1.450	1.650	0.057	0.065
L	0.400	0.800	0.016	0.028
θ	0°	6°	0°	6°

## NOTE:

- 1. Drawing proposed to be made a JEDEC package outline MO-220 variation.
- Drawing not to scale.
- 3. All linear dimensions are in millimeters.
- 4. Thermal pad shall be soldered on the board.
- 5. Dimensions of exposed pad on bottom of package do not include mold flash.
- 6. Contact PCB board fabrication for minimum solder mask web tolerances between the pins.

## TAPE AND REEL INFORMATION

Orderable Device	Package Type	Pins	SPQ
SCT2610MRER	EMSOP	10	4000

