MCP6021/1R/2/3/4

Rail-to-Rail Input/Output, 10 MHz Op Amps

Features

· Rail-to-Rail Input/Output

• Wide Bandwidth: 10 MHz (typical)

Low Noise: 8.7 nV/√Hz at 10 kHz (typical)

· Low Offset Voltage:

Industrial Temperature: ±500 μV (max.)
 Extended Temperature: ±250 μV (max.)

• Mid-Supply V_{REF}: MCP6021 and MCP6023

• Low Supply Current: 1 mA (typical)

· Total Harmonic Distortion:

- 0.00053% (typical, G = 1 V/V)

· Unity Gain Stable

Power Supply Range: 2.5V to 5.5V

Temperature Range:

Industrial: -40°C to +85°C
Extended: -40°C to +125°C

Applications

· Automotive

· Multi-Pole Active Filters

· Audio Processing

· DAC Buffer

Test Equipment

Medical Instrumentation

Design Aids

· SPICE Macro Models

FilterLab[®] Software


MPLAB[®] Mindi™ Analog Simulator

· Microchip Advanced Part Selector (MAPS)

· Analog Demonstration and Evaluation Boards

Application Notes

Typical Application




Description

The MCP6021, MCP6021R, MCP6022, MCP6023 and MCP6024 from Microchip Technology Inc. are rail-to-rail input and output operational amplifiers with high performance. Key specifications include: wide bandwidth (10 MHz), low noise (8.7 nV/√Hz), low input offset voltage and low distortion (0.00053% THD+N). The MCP6023 also offers a Chip Select pin (CS) that gives power savings when the part is not in use.

The single MCP6021 and MCP6021R are available in SOT-23-5 packages. The single MCP6021, single MCP6023 and dual MCP6022 are available in 8-lead PDIP, SOIC and TSSOP packages. The Extended Temperature single MCP6021 is available in 8-lead MSOP. The quad MCP6024 is offered in 14-lead PDIP, SOIC and TSSOP packages.

The MCP6021/1R/2/3/4 family is available in Industrial and Extended temperature ranges. It has a power supply range of 2.5V to 5.5V.

Package Types



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings†

V _{DD} – V _{SS}	7.0V
Current Analog Input Pins (V _{IN} +, V _{IN} -)	±2 mA
Analog Inputs (V _{IN} +, V _{IN} -) †† V _{SS} -	- 1.0V to V _{DD} + 1.0V
All Other Inputs and Outputs V _{SS} -	$-0.3V$ to $V_{DD} + 0.3V$
Difference Input Voltage	V _{DD} – V _{SS}
Output Short-Circuit Current	Continuous
Current at Output and Supply Pins	±30 mA
Storage Temperature	65°C to +150°C
Maximum Junction Temperature	+150°C
ESD Protection on All Pins (HBM; MM)	≥ 2 kV; 200V

† Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

†† See Section 4.1.2, Input Voltage Limits.

DC ELECTRICAL CHARACTERISTICS

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Input Offset						<u> </u>
Input Offset Voltage:						
Industrial Temperature Parts	V _{OS}	-500	_	+500	μV	V _{CM} = 0V
Extended Temperature Parts	Vos	-250	_	+250	μV	V _{CM} = 0V, V _{DD} = 5.0V
Extended Temperature Parts	V _{OS}	-2.5	_	+2.5	mV	V _{CM} = 0V, V _{DD} = 5.0V, T _A = -40°C to +125°C
Input Offset Voltage Temperature Drift	$\Delta V_{OS}/\Delta T_{A}$	_	±3.5	_	μV/°C	T _A = -40°C to +125°C
Power Supply Rejection Ratio	PSRR	74	90	_	dB	V _{CM} = 0V
Input Current and Impedance						
Input Bias Current:	I _B		1	_	pА	
Industrial Temperature Parts	I _B		30	150	pА	T _A = +85°C
Extended Temperature Parts	I _B		640	5,000	pА	T _A = +125°C
Input Offset Current	I _{OS}		±1	_	pА	
Common-Mode Input Impedance	Z _{CM}	1	10 ¹³ 6	_	ΩpF	
Differential Input Impedance	Z _{DIFF}		10 ¹³ 3	_	ΩpF	
Common-Mode						
Common-Mode Input Range	V_{CMR}	$V_{SS} - 0.3$	_	V _{DD} + 0.3	V	
Common-Mode Rejection Ratio	CMRR	74	90	_	dB	$V_{DD} = 5V$, $V_{CM} = -0.3V$ to 5.3V
	CMRR	70	85	_	dB	$V_{DD} = 5V, V_{CM} = 3.0V \text{ to } 5.3V$
	CMRR	74	90	_	dB	$V_{DD} = 5V, V_{CM} = -0.3V \text{ to } 3.0V$
Voltage Reference (MCP6021 and MC	P6023 only)					
V_{REF} Accuracy ($V_{REF} - V_{DD}/2$)	V _{REF_ACC}	-50	1	+50	mV	
V _{REF} Temperature Drift	$\Delta V_{REF}/\Delta T_{A}$		±100	_	μV/°C	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$
Open-Loop Gain						
DC Open-Loop Gain (Large Signal)	A _{OL}	90	110	_	dB	$V_{CM} = 0V,$ $V_{OUT} = V_{SS} + 0.3V \text{ to } V_{DD} - 0.3V$
Output						
Maximum Output Voltage Swing	V_{OL}, V_{OH}	V _{SS} + 15	_	V _{DD} – 20	mV	0.5V input overdrive
Output Short Circuit Current	I _{SC}	_	±30	_	mA	V _{DD} = 2.5V
	I _{SC}	_	±22	_	mA	V _{DD} = 5.5V
Power Supply						
Supply Voltage	V_{DD}	2.5	_	5.5	٧	
Quiescent Current per Amplifier	Io	0.5	1.0	1.35	mA	I _O = 0

MCP6021/1R/2/3/4

AC ELECTRICAL CHARACTERISTICS

Electrical Specifications: Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = +2.5V$ to $+5.5V$, $V_{SS} = GND$, $V_{CM} = V_{DD}/2$, $V_{OUT} \approx V_{DD}/2$	_D /2,
$R_1 = 10 \text{ k}\Omega \text{ to V}_{DD}/2 \text{ and } C_1 = 60 \text{ pF}.$	

$R_L = 10 \text{ k}\Omega$ to $V_{DD}/2$ and $C_L = 60 \text{ pF}$.								
Sym.	Min.	Тур.	Max.	Units	Conditions			
GBWP	_	10	_	MHz				
PM	_	65	_	0	G = +1 V/V			
t _{SETTLE}	_	250	_	ns	G = +1 V/V, V _{OUT} = 100 mV _{p-p}			
SR	_	7.0	_	V/µs				
oise								
THD + N	_	0.00053	_	%	V_{OUT} = 0.25V to 3.25V (1.75V ± 1.50V _{PK}), V_{DD} = 5.0V, BW = 22 kHz			
THD + N	_	0.00064	_	%	V_{OUT} = 0.25V to 3.25V (1.75V ± 1.50V _{PK}), V_{DD} = 5.0V, BW = 22 kHz			
THD + N	_	0.0014	_	%	$V_{OUT} = 4V_{P-P}, V_{DD} = 5.0V, BW = 22 \text{ kHz}$			
THD + N	_	0.0009	_	%	$V_{OUT} = 4V_{P-P}, V_{DD} = 5.0V, BW = 22 \text{ kHz}$			
THD + N	_	0.005	_	%	$V_{OUT} = 4V_{P-P}, V_{DD} = 5.0V, BW = 22 kHz$			
E _{ni}	_	2.9	_	μ∨р-р	f = 0.1 Hz to 10 Hz			
e _{ni}	_	8.7	_	nV/√Hz	f = 10 kHz			
i _{ni}	_	3	_	fA/√Hz	f = 1 kHz			
	GBWP PM tsettle SR oise THD + N	Sym. Min. GBWP — PM — tsettle — SR — oise — THD + N —	Sym. Min. Typ. GBWP — 10 PM — 65 t _{SETTLE} — 250 SR — 7.0 oise — 0.00053 THD + N — 0.00064 THD + N — 0.0014 THD + N — 0.0009 THD + N — 0.005	Sym. Min. Typ. Max. GBWP — 10 — PM — 65 — tsettle — 250 — SR — 7.0 — oise THD + N — 0.00053 — THD + N — 0.00064 — THD + N — 0.0009 — THD + N — 0.005 — Eni — 2.9 — eni — 8.7 —	Sym. Min. Typ. Max. Units GBWP — 10 — MHz PM — 65 — ° tsettle — 250 — ns SR — 7.0 — V/μs oise THD + N — 0.00053 — % THD + N — 0.00064 — % THD + N — 0.0014 — % THD + N — 0.0009 — % THD + N — 0.0005 — % Eni — 2.9 — μVp-p eni — 8.7 — nV/√Hz			

MCP6023 CHIP SELECT ($\overline{\text{CS}}$) ELECTRICAL CHARACTERISTICS

Electrical Specifications: Unless otherwise indicated, T_A = +25°C, V_{DD} = +2.5V to +5.5V, V_{SS} = GND, V_{CM} = $V_{DD}/2$, $V_{OUT} \approx V_{DD}/2$, R_L = 10 k Ω to $V_{DD}/2$ and C_L = 60 pF.								
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions		
CS Low Specifications								
CS Logic Threshold, Low	V _{IL}	V_{SS}	-	0.2 V _{DD}	>			
CS Input Current, Low	I _{CSL}	-1.0	0.01	1	μΑ	CS = V _{SS}		
CS High Specifications	CS High Specifications							
CS Logic Threshold, High	V _{IH}	0.8 V _{DD}	_	V_{DD}	V			
CS Input Current, High	I _{CSH}	1	0.01	2.0	μΑ	CS = V _{DD}		
GND Current	I _{SS}	-2	-0.05	1	μΑ	CS = V _{DD}		
Amplifier Output Leakage	I _{O(LEAK)}	-	0.01		μΑ	CS = V _{DD}		
CS Dynamic Specifications								
CS Low to Amplifier Output Turn-on Time	t _{ON}	-	2	10	μs	$\frac{G = +1, V_{IN} = V_{SS},}{CS} = 0.2 V_{DD} \text{ to } V_{OUT} = 0.45 V_{DD} \text{ time}$		
CS High to Amplifier Output High-Z Time	t _{OFF}	_	0.01	_	μs	$\frac{G = +1, V_{IN} = V_{SS},}{CS} = 0.8 V_{DD} \text{ to } V_{OUT} = 0.05 V_{DD} \text{ time}$		
Hysteresis	V _{HYST}	_	0.6	_	V	V _{DD} = 5.0V, internal switch		

TEMPERATURE CHARACTERISTICS

Electrical Specifications: Unless otherwise indicated, V_{DD} = +2.5V to +5.5V and V_{SS} = GND.							
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions	
Temperature Ranges							
Industrial Temperature Range	T _A	-40	_	+85	°C		
Extended Temperature Range	T _A	-40	_	+125	°C		
Operating Temperature Range	T _A	-40	_	+125	°C	(Note 1)	
Storage Temperature Range	T _A	-65	_	+150	°C		
Thermal Package Resistances							
Thermal Resistance, 5L-SOT-23	θ_{JA}	_	256	_	°C/W		
Thermal Resistance, 8L-PDIP	θ_{JA}	_	85	_	°C/W		
Thermal Resistance, 8L-SOIC	θ_{JA}	_	163	_	°C/W		
Thermal Resistance, 8L-MSOP	θ_{JA}	_	206	_	°C/W		
Thermal Resistance, 8L-TSSOP	θ_{JA}	_	124	_	°C/W		
Thermal Resistance, 14L-PDIP	θ_{JA}	_	70	_	°C/W		
Thermal Resistance, 14L-SOIC	θ_{JA}	_	120	_	°C/W		
Thermal Resistance, 14L-TSSOP	θ_{JA}	_	100	_	°C/W		

Note 1: The industrial temperature devices operate over this Extended temperature range, but with reduced performance. In any case, the internal Junction Temperature (T_{,I}) must not exceed the absolute maximum specification of +150°C.




FIGURE 1-1: Timing Diagram for the $\overline{\text{CS}}$ Pin on the MCP6023.

1.1 Test Circuits

The test circuits used for the DC and AC tests are shown in Figure 1-2 and Figure 1-3. The bypass capacitors are laid out according to the rules discussed in **Section 4.7 "Supply Bypass"**.




FIGURE 1-2: AC and DC Test Circuit for Most Non-Inverting Gain Conditions.




FIGURE 1-3: AC and DC Test Circuit for Most Inverting Gain Conditions.

2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.




FIGURE 2-1: Input Offset Voltage (Industrial Temperature Parts).




FIGURE 2-2: Input Offset Voltage (Extended Temperature Parts).




FIGURE 2-3: Input Offset Voltage vs. Common-Mode Input Voltage with $V_{DD} = 2.5V$.




FIGURE 2-4: Input Offset Voltage Drift (Industrial Temperature Parts).




FIGURE 2-5: Input Offset Voltage Drift (Extended Temperature Parts).




FIGURE 2-6: Input Offset Voltage vs. Common-Mode Input Voltage with $V_{DD} = 5.5V$.

MCP6021/1R/2/3/4

Note: Unless otherwise indicated, T_A = +25°C, V_{DD} = +2.5V to +5.5V, V_{SS} = GND, V_{CM} = $V_{DD}/2$, $V_{OUT} \approx V_{DD}/2$, R_L = 10 k Ω to $V_{DD}/2$ and C_L = 60 pF.




FIGURE 2-7: Temperature.

Input Offset Voltage vs.




FIGURE 2-8: vs. Frequency.

Input Noise Voltage Density





FIGURE 2-9: Frequency.

CMRR, PSRR vs.






FIGURE 2-10: Output Voltage.

-10: Input Offset Voltage vs.




FIGURE 2-11: Input Noise Voltage Density vs. Common-Mode Input Voltage.




FIGURE 2-12:

CMRR, PSRR vs.

Temperature.




FIGURE 2-13: Input Bias, Offset Currents vs. Common-Mode Input Voltage.




FIGURE 2-14: Quiescent Current vs. Supply Voltage.




FIGURE 2-15: Output Short-Circuit Current vs. Supply Voltage.




FIGURE 2-16: Input Bias, Offset Currents vs. Temperature.




FIGURE 2-17: Quiescent Current vs. Temperature.




FIGURE 2-18: Open-Loop Gain, Phase vs. Frequency.

MCP6021/1R/2/3/4




FIGURE 2-19: DC Open-Loop Gain vs. Load Resistance.




FIGURE 2-20: Small Signal DC Open-Loop Gain vs. Output Voltage Headroom.




FIGURE 2-21: Gain Bandwidth Product, Phase Margin vs. Temperature.




FIGURE 2-22: DC Open-Loop Gain vs. Temperature.




FIGURE 2-23: Gain Bandwidth Product, Phase Margin vs. Common-Mode Input Voltage.




FIGURE 2-24: Gain Bandwidth Product, Phase Margin vs. Output Voltage.




FIGURE 2-25: Slew Rate vs. Temperature.




FIGURE 2-26: Total Harmonic Distortion plus Noise vs. Output Voltage with f = 1 kHz.




FIGURE 2-27: The MCP6021/1R/2/3/4 Family Shows No Phase Reversal Under Overdrive.




FIGURE 2-28: Maximum Output Voltage Swing vs. Frequency.




FIGURE 2-29: Total Harmonic Distortion plus Noise vs. Output Voltage with f = 20 kHz.




FIGURE 2-30: Channel-to-Channel Separation vs. Frequency (MCP6022 and MCP6024 only).

MCP6021/1R/2/3/4




FIGURE 2-31: Output Voltage Headroom vs. Output Current.




FIGURE 2-32: Small Signal Non-Inverting Pulse Response.




FIGURE 2-33: Large Signal Non-Inverting Pulse Response.




FIGURE 2-34: Output Voltage Headroom vs. Temperature.




FIGURE 2-35: Small Signal Inverting Pulse Response.




FIGURE 2-36: Large Signal Inverting Pulse Response.




FIGURE 2-37: V_{REF} Accuracy vs. Supply Voltage (MCP6021 and MCP6023 only).




FIGURE 2-38: Chip Select (\overline{CS}) Hysteresis (MCP6023 only) with $V_{DD} = 2.5V$.




FIGURE 2-39: Chip Select (\overline{CS}) to Amplifier Output Response Time (MCP6023 Only).




FIGURE 2-40: V_{REF} Accuracy vs.
Temperature (MCP6021 and MCP6023 only).




FIGURE 2-41: Chip Select (CS) Hysteresis (MCP6023 only) with $V_{DD} = 5.5V$.




FIGURE 2-42: Measured Input Current vs. Input Voltage (Below V_{SS})

3.0 PIN DESCRIPTIONS

Descriptions of the pins are listed in Table 3-1.

TABLE 3-1: PIN FUNCTION TABLE

МСР	P6021	MCP6021	MCP6022	MCP6023	MCP6024		
PDIP, SOIC, MSOP, TSSOP ⁽¹⁾	SOT-23-5	SOT-23-5 ⁽²⁾	PDIP, SOIC, TSSOP	PDIP, SOIC, TSSOP	PDIP, SOIC, TSSOP	Symbol	Description
6	1	1	1	6	1	V _{OUT} , V _{OUTA}	Analog Output (Op Amp A)
2	4	4	2	2	2	V _{IN} -, V _{INA} -	Inverting Input (Op Amp A)
3	3	3	3	3	3	V_{IN} +, V_{INA} +	Non-Inverting Input (Op Amp A)
7	5	2	8	7	4	V_{DD}	Positive Power Supply
_			5	1	5	V _{INB} +	Non-Inverting Input (Op Amp B)
_		_	6	_	6	V _{INB} -	Inverting Input (Op Amp B)
_		_	7	_	7	V _{OUTB}	Analog Output (Op Amp B)
_			_	1	8	V _{OUTC}	Analog Output (Op Amp C)
_	-		_	_	9	V _{INC} -	Inverting Input (Op Amp C)
_		_	_	_	10	V _{INC} +	Non-Inverting Input (Op Amp C)
4	2	5	4	4	11	V_{SS}	Negative Power Supply
_	-		_	_	12	V _{IND} +	Non-Inverting Input (Op Amp D)
_		_	_	_	13	V _{IND} -	Inverting Input (Op Amp D)
_	_	_			14	V _{OUTD}	Analog Output (Op Amp D)
5	_			5		V _{REF}	Reference Voltage
_	_	_	_	8	_	CS	Chip Select
1, 8	_		_	1	_	NC	No Internal Connection

Note 1: The MCP6021 in the 8-pin TSSOP package is only available for I-temp (Industrial Temperature) parts.

2: The MCP6021R is only available in the 5-pin SOT-23 package and for E-temp (Extended Temperature) parts.

3.1 Analog Outputs

The operational amplifier output pins are low-impedance voltage sources.

3.2 Analog Inputs

The operational amplifier non-inverting and inverting inputs are high-impedance CMOS inputs with low bias currents.

3.3 Reference Voltage (V_{REF}) MCP6021 and MCP6023

Mid-supply reference voltage is provided by the single operational amplifiers (except in the SOT-23-5 package). This is an unbuffered, resistor voltage divider internal to the part.

3.4 Chip Select Digital Input (CS)

This is a CMOS, Schmitt triggered input that places the part into a Low-Power mode of operation.

3.5 Power Supply (V_{SS} and V_{DD})

The positive power supply pin (V_{DD}) is 2.5V to 5.5V higher than the negative power supply pin (V_{SS}). For normal operation, the other pins are at voltages between V_{SS} and V_{DD} .

Typically, these parts are used in a single (positive) supply configuration. In this case, V_{SS} is connected to ground and V_{DD} is connected to the supply. V_{DD} will need a bypass capacitor.

4.0 APPLICATIONS INFORMATION

The MCP6021/1R/2/3/4 family of operational amplifiers is fabricated on Microchip's state-of-the-art CMOS process. The amplifiers are unity-gain stable and suitable for a wide range of general purpose applications.

4.1 Rail-to-Rail Input

4.1.1 PHASE REVERSAL

The MCP6021/1R/2/3/4 operational amplifiers are designed to prevent phase reversal when the input pins exceed the supply voltages. Figure 2-42 shows the input voltage exceeding the supply voltage without any phase reversal.

4.1.2 INPUT VOLTAGE LIMITS

In order to prevent damage and/or improper operation of these amplifiers, the circuit must limit the voltages at the input pins. See the Absolute Maximum Ratings† section.

The ESD protection on the inputs can be depicted as shown in Figure 4-1. This structure was chosen to protect the input transistors and to minimize Input Bias (I_B) current.




FIGURE 4-1: Simplified Analog Input ESD Structures.

The input ESD diodes clamp the inputs when they try to go more than one diode drop below V_{SS} . They also clamp any voltages that go well above V_{DD} . Their breakdown voltage is high enough to allow normal operation, but not low enough to protect against slow overvoltage (beyond V_{DD}) events. Very fast ESD events (that meet the specifications) are limited so that damage does not occur. In some applications, it may be necessary to prevent excessive voltages from reaching the operational amplifier inputs. Figure 4-2 shows one approach to protecting these inputs.

A significant amount of current can flow out of the inputs when the Common-Mode Voltage (V_{CM}) is below ground (V_{SS}). See Figure 2-42.




FIGURE 4-2:

Protecting the Analog Inputs.

4.1.3 INPUT CURRENT LIMITS

In order to prevent damage and/or improper operation of these amplifiers, the circuit must limit the voltages at the input pins. See the Absolute Maximum Ratings† section. Figure 4-3 shows one approach to protecting these inputs. The resistors, R_1 and R_2 , limit the possible currents in or out of the input pins (and the ESD diodes, D_1 and D_2). The diode currents will go through either V_{DD} or V_{SS} .




FIGURE 4-3: Protecting the Analog Inputs.

4.1.4 NORMAL OPERATION

The input stage of the MCP6021/1R/2/3/4 operational amplifiers uses two differential CMOS input stages in parallel. One operates at a low Common-Mode Voltage (V $_{\rm CM}$) input, while the other operates at high V $_{\rm CM}$. With this topology, the device operates with V $_{\rm CM}$ up to 0.3V above V $_{\rm DD}$ and 0.3V below V $_{\rm SS}$.

4.2 Rail-to-Rail Output

The maximum output voltage swing is the maximum swing possible under a particular output load. According to the specification table, the output can reach within 20 mV of either supply rail when R_L = 10 k Ω . See Figure 2-31 and Figure 2-34 for more information concerning typical performance.

4.3 Capacitive Loads

Driving large capacitive loads can cause stability problems for voltage feedback operational amplifiers. As the load capacitance increases, the feedback loop's phase margin decreases and the closed loop bandwidth is reduced. This produces gain peaking in the frequency response, with overshoot and ringing in the step response.

When driving large capacitive loads with these operational amplifiers (e.g., > 60 pF when G = +1), a small series resistor at the output (R $_{\rm ISO}$ in Figure 4-4) improves the feedback loop's phase margin (stability) by making the load resistive at higher frequencies. The bandwidth will be generally lower than the bandwidth with no capacitive load.




FIGURE 4-4: Output Resistor, R_{ISO}, Stabilizes Large Capacitive Loads.

Figure 4-5 gives recommended R_{ISO} values for different capacitive loads and gains. The x-axis is the normalized load capacitance (C_L/G_N), where G_N is the circuit's noise gain. For non-inverting gains, G_N and the Signal Gain are equal. For inverting gains, G_N is 1+|Signal Gain| (e.g., -1 V/V gives G_N = +2 V/V).




FIGURE 4-5: Recommended R_{ISO} Values for Capacitive Loads.

After selecting $R_{\rm ISO}$ for your circuit, double-check the resulting frequency response peaking and step response overshoot. Modify $R_{\rm ISO}$'s value until the response is reasonable. Evaluation on the bench and simulations with the MCP6021/1R/2/3/4 Spice macro model are helpful.

4.4 Gain Peaking

Figure 2-35 and Figure 2-36 use $R_F=1~k\Omega$ to avoid (frequency response) gain peaking and (step response) overshoot. The capacitance to ground at the inverting input (C_G) is the op amp's Common-mode input capacitance plus board parasitic capacitance. C_G is in parallel with R_G which causes an increase in gain at high frequencies for non-inverting gains greater than 1 V/V (unity gain). C_G also reduces the phase margin of the feedback loop for both non-inverting and inverting gains.




FIGURE 4-6: Non-Inverting Gain Circuit with Parasitic Capacitance.

The largest value of R_F in Figure 4-6 that should be used is a function of noise gain (see G_N in **Section 4.3** "Capacitive Loads") and C_G . Figure 4-7 shows results for various conditions. Other compensation techniques may be used, but they tend to be more complicated to design.




FIGURE 4-7: Non-Inverting Gain Circuit with Parasitic Capacitance.

4.5 MCP6023 Chip Select (CS)

The MCP6023 is a single amplifier with Chip Select (\overline{CS}). When \overline{CS} is pulled high, the supply current drops to 10 nA (typical) and flows through the \overline{CS} pin to V_{SS} . When this happens, the amplifier output is put into a high-impedance state. By pulling \overline{CS} low, the amplifier is enabled. The \overline{CS} pin has an internal 5 M Ω (typical) pull-down resistor connected to V_{SS} , so it will go low if the \overline{CS} pin is left floating. Figure 1-1 and Figure 2-39 show the output voltage and supply current response to a \overline{CS} pulse.

4.6 MCP6021 and MCP6023 Reference Voltage

The single operational amplifiers (MCP6021 and MCP6023), not in the SOT-23-5 package, have an internal mid-supply reference voltage connected to the V_{REF} pin (see Figure 4-8). The MCP6021 has \overline{CS} internally tied to V_{SS} , which always keeps the operational amplifier on and always provides a mid-supply reference. With the MCP6023, taking the \overline{CS} pin high conserves power by shutting down both the operational amplifier and the V_{REF} circuitry. Taking the \overline{CS} pin low turns on the operational amplifier and V_{REF} circuitry.




FIGURE 4-8: Simplified Internal V_{REF} Circuit (MCP6021 and MCP6023 only).

See Figure 4-9 for a non-inverting gain circuit using the internal mid-supply reference. The DC Blocking Capacitor (C_B) also reduces noise by coupling the operational amplifier input to the source.




FIGURE 4-9: Non-Inverting Gain Circuit Using V_{REF} (MCP6021 and MCP6023 only).

To use the internal mid-supply reference for an inverting gain circuit, connect the V_{REF} pin to the non-inverting input, as shown in Figure 4-10. The capacitor, C_B , helps reduce power supply noise on the output.




FIGURE 4-10: Inverting Gain Circuit Using V_{REF} (MCP6021 and MCP6023 only).

If you don't need the mid-supply reference, leave the $\ensuremath{V_{REF}}$ pin open.

4.7 Supply Bypass

With this family of operational amplifiers, the power supply pin (V_{DD} for single supply) should have a local bypass capacitor (i.e., 0.01 μ F to 0.1 μ F) within 2 mm for good, high-frequency performance. It also needs a bulk capacitor (i.e., 1 μ F or larger) within 100 mm to provide large, slow currents. This bulk capacitor can be shared with nearby analog parts.

4.8 Unused Operational Amplifiers

An unused operational amplifier in a quad package (MCP6024) should be configured as shown in Figure 4-11. These circuits prevent the output from toggling and causing crosstalk. Circuit A sets the operational amplifier at its minimum noise gain. The resistor divider produces any desired reference voltage within the output voltage range of the operational amplifier. The operational amplifier buffers that reference voltage. Circuit B uses the minimum number of components and operates as a comparator, but it may draw more current.




FIGURE 4-11: Unused Operational Amplifiers.

4.9 PCB Surface Leakage

In applications where low input bias current is critical, PCB (Printed Circuit Board) surface leakage effects need to be considered. Surface leakage is caused by humidity, dust or other contamination on the board. Under low humidity conditions, a typical resistance between nearby traces is $10^{12}\Omega$. A 5V difference would cause 5 pA of current to flow, which is greater than the MCP6021/1R/2/3/4 family's bias current at +25°C (1 pA, typical).

The easiest way to reduce surface leakage is to use a guard ring around sensitive pins (or traces). The guard ring is biased at the same voltage as the sensitive pin. Figure 4-12 shows an example of this type of layout.




FIGURE 4-12: Example Guard Ring Layout.

- 1. Non-Inverting Gain and Unity Gain Buffer.
 - Connect the guard ring to the inverting input pin (V_{IN}-); this biases the guard ring to the Common-mode input voltage.
 - b) Connect the non-inverting pin (V_{IN}+) to the input with a wire that does not touch the PCB surface.
- Inverting (Figure 4-12) and Transimpedance Gain Amplifiers (convert current to voltage, such as photo detectors).
 - Connect the guard ring to the non-inverting input pin (V_{IN}+). This biases the guard ring to the same reference voltage as the operational amplifier's input (e.g., V_{DD}/2 or ground).
 - b) Connect the inverting pin (V_{IN}-) to the input with a wire that does not touch the PCB surface.

4.10 High-Speed PCB Layout

Due to their speed capabilities, a little extra care in the PCB (Printed Circuit Board) layout can make a significant difference in the performance of these operational amplifiers. Good PC board layout techniques will help you achieve the performance shown in Section 1.0 "Electrical Characteristics" and Section 2.0 "Typical Performance Curves", while also helping you minimize EMC (Electro-Magnetic Compatibility) issues.

Use a solid ground plane and connect the bypass local capacitor(s) to this plane with minimal length traces. This cuts down inductive and capacitive crosstalk.

Separate digital from analog, low speed from high speed and low power from high power. This will reduce interference.

Keep sensitive traces short and straight. Separate them from interfering components and traces. This is especially important for high-frequency (low rise time) signals.

Sometimes it helps to place guard traces next to victim traces. They should be on both sides of the victim trace and as close as possible. Connect the guard trace to the ground plane at both ends and in the middle for long traces.

Use coax cables (or low-inductance wiring) to route signal and power to and from the PCB.

4.11 Typical Applications

4.11.1 A/D CONVERTER DRIVER AND ANTI-ALIASING FILTER

Figure 4-13 shows a third-order Butterworth filter that can be used as an A/D Converter driver. It has a bandwidth of 20 kHz and a reasonable step response. It will work well for conversion rates of 80 ksps and greater (it has 29 dB attenuation at 60 kHz).




FIGURE 4-13: A/D Converter Driver and Anti-Aliasing Filter with a 20 kHz Cutoff Frequency.

This filter can easily be adjusted to another bandwidth by multiplying all capacitors by the same factor. Alternatively, the resistors can all be scaled by another common factor to adjust the bandwidth.

4.11.2 OPTICAL DETECTOR AMPLIFIER

Figure 4-14 shows the MCP6021 operational amplifier used as a transimpedance amplifier in a photo detector circuit. The photo detector looks like a capacitive current source, so the 100 k Ω resistor gains the input signal to a reasonable level. The 5.6 pF capacitor stabilizes this circuit and produces a flat frequency response with a bandwidth of 370 kHz.





FIGURE 4-14: Transimpedance Amplifier for an Optical Detector.

6.0 PACKAGING INFORMATION


6.1 **Package Marking Information**

5-Lead SOT-23 (MCP6021/MCP6021R)





Device	E-Temp Code				
MCP6021	EYNN				
MCP6021R	EZNN				
Note: Applies to 5 Load COT 22					

Applies to 5-Lead SOT-23.




8-Lead PDIP (300 mil)







8-Lead SOIC (150 mil)









OR



Legend: XX...X Customer-specific information

Year code (last digit of calendar year) Υ ΥY Year code (last 2 digits of calendar year) WW Week code (week of January 1 is week '01') Alphanumeric traceability code NNN

Pb-free JEDEC® designator for Matte Tin (Sn) (e3)

This package is Pb-free. The Pb-free JEDEC designator (@3)


can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

MCP6021/1R/2/3/4

Package Marking Information (Continued)

8-Lead MSOP



Example:




8-Lead TSSOP




Example:



14-Lead PDIP (300 mil) (MCP6024)




Example:



OR


Package Marking Information (Continued)


14-Lead SOIC (150 mil) (MCP6024)




OR

Example:






14-Lead TSSOP (MCP6024)





Example:



5-Lead Plastic Small Outline Transistor (OT) [SOT23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging






Microchip Technology Drawing C04-028D [OT] Sheet 1 of 2

5-Lead Plastic Small Outline Transistor (OT) [SOT23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Number of Pins	Ν		6		
Pitch	е		0.95 BSC		
Outside lead pitch	e1		1.90 BSC		
Overall Height	Α	0.90 - 1.45			
Molded Package Thickness	A2	0.89	-	1.30	
Standoff	A1	-	-	0.15	
Overall Width	Е	2.80 BSC			
Molded Package Width	E1		1.60 BSC		
Overall Length	D		2.90 BSC		
Foot Length	L	0.30	-	0.60	
Footprint	L1	0.60 REF			
Foot Angle	ф	0°	-	10°	
Lead Thickness	С	0.08	-	0.26	
Lead Width	b	0.20	-	0.51	

Notes:


- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25mm per side.
- 2. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

5-Lead Plastic Small Outline Transistor (OT) [SOT23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Е	0.95 BSC		
Contact Pad Spacing	С		2.80	
Contact Pad Width (X5)	Х			0.60
Contact Pad Length (X5)	Υ			1.10
Distance Between Pads	G	1.70		
Distance Between Pads	GX	0.35		
Overall Width	Z			3.90

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2091A [OT]


8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



ALTERNATE LEAD DESIGN (VENDOR DEPENDENT)



		INCHES		
Dimension	Dimension Limits		NOM	MAX
Number of Pins	N		8	
Pitch	е		.100 BSC	
Top to Seating Plane	Α	-	-	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	Е	.290	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.348	.365	.400
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	еВ	-	-	.430


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

te: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	N		8		
Pitch	е		1.27 BSC		
Overall Height	Α		ı	1.75	
Molded Package Thickness	A2	1.25	ı	ı	
Standoff §	A1	0.10	-	0.25	
Overall Width	Е		6.00 BSC		
Molded Package Width	E1	3.90 BSC			
Overall Length	D	4.90 BSC			
Chamfer (Optional)	h	0.25	-	0.50	
Foot Length	L	0.40	-	1.27	
Footprint	L1		1.04 REF		
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.17	-	0.25	
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	-	15°	

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Е		1.27 BSC	
Contact Pad Spacing	C		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2057A

8-Lead Plastic Micro Small Outline Package (MS) [MSOP]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-111C Sheet 1 of 2

8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	N	II LLIMETER	S	
Dimensior	Limits	MIN	NOM	MAX
Number of Pins	N		8	
Pitch	е		0.65 BSC	
Overall Height	Α	1		1.10
Molded Package Thickness	A2	0.75	0.85	0.95
Standoff	A1	0.00	-	0.15
Overall Width	Е	4.90 BSC		
Molded Package Width	E1	3.00 BSC		
Overall Length	D		3.00 BSC	
Foot Length	L	0.40	0.60	0.80
Footprint	L1	0.95 REF		
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.08	-	0.23
Lead Width	b	0.22	-	0.40

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Е		0.65 BSC	
Contact Pad Spacing	С		4.40	
Overall Width	Z			5.85
Contact Pad Width (X8)	X1			0.45
Contact Pad Length (X8)	Y1			1.45
Distance Between Pads	G1	2.95		
Distance Between Pads	GX	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2111A

8-Lead Plastic Thin Shrink Small Outline (ST) – 4.4 mm Body [TSSOP]

te: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
Dimensio	n Limits	MIN	NOM	MAX	
Number of Pins	N		8		
Pitch	е		0.65 BSC		
Overall Height	Α	_	_	1.20	
Molded Package Thickness	A2	0.80	1.00	1.05	
Standoff	A1	0.05	_	0.15	
Overall Width	Е		6.40 BSC		
Molded Package Width	E1	4.30	4.40	4.50	
Molded Package Length	D	2.90	3.00	3.10	
Foot Length	L	0.45	0.60	0.75	
Footprint	L1		1.00 REF		
Foot Angle	ф	0°	_	8°	
Lead Thickness	С	0.09	_	0.20	
Lead Width	b	0.19	_	0.30	


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

MCP6021/1R/2/3/4

8-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Contact Pad Spacing	C1		5.90	
Contact Pad Width (X8)	X1			0.45
Contact Pad Length (X8)	Y1			1.45
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2086A

14-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




Notes:

- 1. Pin 1 visual index feature may vary, but must be located with the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-065C Sheet 1 of 2

14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		N	IILLIMETER	s
Dimension Limits		MIN	NOM	MAX
Number of Pins	N		14	
Pitch	е		1.27 BSC	
Overall Height	Α	=	-	1.75
Molded Package Thickness	A2	1.25	ı	-
Standoff §	A1	0.10	-	0.25
Overall Width	E	6.00 BSC		
Molded Package Width	E1	3.90 BSC		
Overall Length	D	8.65 BSC		
Chamfer (Optional)	h	0.25	ı	0.50
Foot Length	L	0.40	-	1.27
Footprint	L1		1.04 REF	
Lead Angle	Θ	0°	-	-
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.10	-	0.25
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	=	15°
Mold Draft Angle Bottom	β	5°	-	15°

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.


5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-065C Sheet 2 of 2

MCP6021/1R/2/3/4

14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension	Dimension Limits		NOM	MAX
Contact Pitch	Е		1.27 BSC	
Contact Pad Spacing	C		5.40	
Contact Pad Width	Х			0.60
Contact Pad Length	Υ			1.50
Distance Between Pads	Gx	0.67		
Distance Between Pads	G	3.90		

Notes


1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing No. C04-2065A

14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging








14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		N	IILLIMETER	S
Dimension	Limits	MIN	NOM	MAX
Number of Pins	Ν		14	
Pitch	е		0.65 BSC	
Overall Height	Α	ı	-	1.20
Molded Package Thickness	A2	0.80	1.00	1.05
Standoff	A1	0.05	-	0.15
Overall Width	Е	6.40 BSC		
Molded Package Width	E1	4.30	4.40	4.50
Molded Package Length	D	4.90	5.00	5.10
Foot Length	L	0.45	0.60	0.75
Footprint	(L1)	1.00 REF		
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.09	-	0.20
Lead Width	b	0.19	-	0.30

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Contact Pad Spacing	C1		5.90	
Contact Pad Width (X14)	X1			0.45
Contact Pad Length (X14)	Y1			1.45
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2087A

APPENDIX A: REVISION HISTORY

Revision E (January 2017)

The following is the list of modifications:

- Updated the AC Electrical Characteristics table.
- Added Section 4.1.2, Input Voltage Limits and Section 4.1.3, Input Current Limits.
- 3. Added package information for 8-pin TSSOP.
- 4. Various typographical edits.

Revision D (February 2009)

The following is the list of modifications:

- Changed all references to 6.0V back to 5.5V throughout document.
- Design Aids: Name change for Mindi Simulation Tool.
- Section 1.0, Electrical Characteristics, Section
 "": Corrected "Maximum Output Voltage Swing"
 condition from 0.9V Input Overdrive to 0.5V
 Input Overdrive.
- Section 1.0, Electrical Characteristics, Section "AC Electrical Characteristics": Changed Phase Margin condition from G = +1 to G= +1 V/V.
- Section 1.0, Electrical Characteristics, Section "AC Electrical Characteristics": Changed Settling Time, 0.2% condition from G = +1 to G = +1 V/V.
- 6. Section 1.0, Electrical Characteristics: Added Section 1.1, Test Circuits
- Section 5.0, Design Aids: Name change for Mindi Simulation Tool. Added new boards to Section 5.5, Analog Demonstration and Evaluation Boards and new application notes to Section 5.6, Application Notes.
- 8. Updates Appendix A: "Revision History"

Revision C (December 2005)

The following is the list of modifications:

- Added SOT-23-5 package option for single op amps MCP6021 and MCP6021R (E-temp only).
- Added MSOP-8 package option for E-temp single op amp (MCP6021).
- 3. Corrected package drawing on front page for dual op amp (MCP6022).
- Clarified spec conditions (I_{SC}, PM and THD+N) in Section 2.0, Typical Performance Curves.
- 5. Added Section 3.0, Pin Descriptions.
- Updated Section 4.0, Applications Information for THD+N, unused op amps, and gain peaking discussions.
- Corrected and updated package marking information in Section 6.0, Packaging Information.
- 8. Added Appendix A: "Revision History".

Revision B (November 2003)

· Second Release of this Document

Revision A (November 2001)

· Original Release of this Document

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	<u>[X]</u> ⁽¹⁾	Examples:
Device	 Tape and Reel Temperature Package Option Range	a) MCP6021T-E/OT: Tape and Reel, Extended temperature, 5LD SOT-23.
		b) MCP6021-E/P: Extended temperature, 8LD PDIP.
Device:	MCP6021 Single Op Amp MCP6021T Single Op Amp	c) MCP6021-E/SN: Extended temperature, 8LD SOIC.
	(Tape and Reel for SOT-23, SOIC, TSSOP, MSOP)	a) MCP6021RT-E/OT: Tape and Reel, Extended temperature,
	MCP6021R Single Op Amp MCP6021RT Single Op Amp	5LD SOT-23. a) MCP6022-I/P: Industrial temperature.
	(Tape and Reel for SOT-23) MCP6022 Dual Op Amp	8LD PDIP.
	MCP6022T Dual Op Amp (Tape and Reel for SOIC and TSSOP)	b) MCP6022-E/P: Extended temperature, 8LD PDIP.
	MCP6023 Single Op Amp w/CS MCP6023T Single Op Amp w/CS (Tape and Reel for SOIC and TSSOP)	c) MCP6022T-E/ST: Tape and Reel, Extended temperature, 8LD TSSOP.
	MCP6024 Quad Op Amp MCP6024T Quad Op Amp	a) MCP6023-I/P: Industrial temperature, 8LD PDIP.
	(Tape and Reel for SOIC and TSSOP)	b) MCP6023-E/P: Extended temperature, 8LD PDIP.
Tape and Reel	Blank = Standard packaging (tube or tray)	c) MCP6023-E/SN: Extended temperature, 8LD SOIC.
Option:	T = Tape and Reel ⁽¹⁾	a) MCP6024-I/SL: Industrial temperature, 14LD SOIC.
Temperature Range:	I = -40°C to +85°C (Industrial) E = -40°C to +125°C (Extended)	b) MCP6024-E/SL: Extended temperature, 14LD SOIC.
Package:	OT = Plastic Small Outline Transistor (SOT-23), 5-Lead	c) MCP6024T-E/ST: Tape and Reel, Extended temperature, 14LD TSSOP.
Раскаде:	(MCP6021, E-Temp; MCP6021R, E-Temp)	1425 10001.
	MS = Plastic MSOP, 8-Lead (MCP6021, E-Temp)	Note 1: Tape and Reel identifier only appears in the
	P = Plastic DIP (300 mil Body), 8-Lead, 14-Lead SN = Plastic SOIC (150 mil Body), 8-Lead	catalog part number description. This identi-
	SL = Plastic SOIC (150 mil Body), 14-Lead	fier is used for ordering purposes and is not printed on the device package. Check with
	ST = Plastic TSSOP, 8-Lead (MCP6021, I-Temp; MCP6022, I-Temp, E-Temp; MCP6023, I-Temp, E-Temp)	your Microchip Sales Office for package availability with the Tape and Reel option.
	ST = Plastic TSSOP, 14-Lead	

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KEELOQ, KEELOQ logo, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, CryptoAuthentication, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, QMatrix, RightTouch logo, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2001-2017, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-1278-6

Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd.

Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address:

www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614

Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis

Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY

Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Asia Pacific Office

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon

Hong Kong

Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

China - Hong Kong SAR Tel: 852-2943-5100

Fax: 852-2401-3431 **China - Nanjing** Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 **China - Qingdao** Tel: 86-532-8502-7355

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-3326-8000 Fax: 86-21-3326-8021

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

ASIA/PACIFIC

China - Xiamen

Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040

Fax: 86-756-3210049 India - Bangalore

Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857

Fax: 60-3-6201-9859

Malaysia - Penang
Tel: 60-4-227-8870
Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828

Fax: 45-4485-2829 Finland - Espoo

Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

France - Saint Cloud Tel: 33-1-30-60-70-00

Germany - Garching Tel: 49-8931-9700 **Germany - Haan** Tel: 49-2129-3766400

Germany - Heilbronn

Tel: 49-7131-67-3636 **Germany - Karlsruhe**

Tel: 49-721-625370

Germany - Munich

Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7289-7561

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest

Tel: 40-21-407-87-50 **Spain - Madrid**

Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820