# White LED Driver With Digital and PWM Brightness Control

### General Description

With a 40-V rated integrated switch FET, the OCP8178 is a boost converter that drives LEDs in series. The boost converter runs at 600kHz fixed switching frequency to reduce output ripple, improve conversion efficiency, and allows for the use of small external components.

The default white LED current is set with the external sensor resistor Rset, and the feedback voltage is regulated to 200mV, as shown in the typical application. During the operation, the LED current can be controlled using the 1-wire digital interface through the CTRL pin. Alternatively, a pulse width modulation (PWM) signal can be applied to the CTRL pin through which the duty cycle determines the feedback reference voltage. In either digital or PWM mode, the OCP8178 does not burst the LED current; therefore, it does not generate audible noises on the output capacitor. For maximum protection, the device features integrated open LED protection that disables the OCP8178 to prevent the output voltage from exceeding the IC's absolute maximum voltage ratings during open LED conditions.

The OCP8178 is available in a space-saving, 2mm × 2mm DFN package with thermal pad.

### Features

- 2.7V to 5.5V Input Voltage Range
- 38V Open LED Protection
- 200mV Reference Voltage
- Flexible Digital and PWM Brightness Control
- Built-in Soft Start
- Up to 90% Efficiency
- 2mm × 2mm × 0.8mm DNF2X2-6L(6-pinDFN) Package With Thermal Pad

#### Applications

- Cellular Phones
- Portable Media Players
- Ultra Mobile Devices
- GPS Receivers
- White LED Backlighting for Media Form Factor Display

 Pin Configuration DFN2X2-6L



Figure 1, Pin Assignments of OCP8178

Pin	Pin No.	I/O	Pin Function
Name	DEN-6pins		
VIN	6	I	The input supply pin for the IC. Connect VIN to a supply voltage between 2.7V and 5.5V
SW	4	0	This is the switching node of the IC. Connect the inductor between the VIN and SW pin. This pin is also used to sense the output voltage for open LED protection
GND	3	I	Ground
FB	1	I	Feedback pin for current. Connect the sense resistor from FB to GND.
COMP	2	0	Output of the transconductance error amplifier. Connect an external capacitor to this pin to compensate the converter.
CTRL	5	I	Control pin of the boost converter. It is a multi-functional pin which can be used for enable control, PWM and digital dimming.
Thermal Pad			The thermal pad should be soldered to the analog ground plane. If possible, use thermal via to connect to ground plane for ideal power dissipation.

# **OCP8178**



Figure 2, Typical Application Circuit of OCP8178



# Block Diagram

Figure 3, Block Diagram of OCP8178

## ■ Absolute Maximum Ratings (T<sub>A</sub>=25°C, unless otherwise noted)

	/		
Parameter	Symbol	Rating	Unit
Supply Voltages on VIN	Vi	-0.3 to 6	V
V <sub>sw</sub> Pin to GND	V <sub>SW</sub>	-0.3 to 40	V
All Other Pins to GND		-0.3 to 6	V
Operating Junction Temperature Range	TJ	-40 to 150	°C
Storage Temperature Range	T <sub>STG</sub>	-65 to 150	°C
Maximum Soldering Temperature (at leads, 10 sec)	T <sub>LEAD</sub>	300	°C

# Recommended Operating Conditions

Parameter	Symbol	Rating	Unit
Input voltage range	Vin	2.7 to 5.5	V
Output voltage range	V <sub>SW</sub>	V <sub>IN</sub> to 38	V
Inductor	L1	10 to 22	uH
PWM dimming frequency	<b>f</b> dim	5 to 100	kHZ
Output capacitor	C2	0.47 to 10	uF
Operating ambient temperature	T <sub>A</sub>	-40 to 85	°C
Operating junction temperature	TJ	-40 to 125	°C

## Electrical Characteristics

Typical limits tested at T<sub>A</sub>= 25°C. Minimum and maximum limits apply over the full operating ambient temperature range(-40°C  $\leq$ T<sub>A</sub> $\leq$ 85°C). Unless otherwise specified, VIN= 3.6V, CTRL=V<sub>IN</sub>.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
SUPPLY C	JRRENT					
VI	Input voltage range, VIN		2.7	-	5.5	V
IQ	Operating quiescent current into VIN	Device PWM switching no load	-	-	1.8	mA
I <sub>SD</sub>	Shutdown current	CRTL=GND, VIN = 4.2 V	-	-	1	uA
UVLO	Undervoltage lockout threshold	VIN falling	-	2.2	2.5	V
V <sub>hys</sub>	Undervoltage lockout hysteresis		-	70	-	mV
ENABLE A	ND REFERENCE CONTROL					
V(CTRLh)	CTRL logic high voltage	VIN = 2.7 V to 5.5 V	1.2	-	-	V
V(CTRLI)	CTRL logic low voltage	VIN = 2.7 V to 5.5 V	-	-	0.4	V
R(CTRL)	CTRL pull down resistor		400	800	1200	kΩ
t <sub>off</sub>	CTRL pulse width to shutdown	CTRL high to low	2.5	-	-	mS
t <sub>1w_det</sub>	1-Wire interface detection time <sup>(1)</sup>	CTRL pin low	260	-	-	uS
t <sub>1w_delay</sub>	1-Wire interface detection delay		100	-		uS
$t_{1w\_win}$	1-Wire interface detection window time	Measured from CTRL high	1	-	-	mS
Sd	Stable dimming range		0.3	1	100	%
VOLTAGE	AND CURRENT CONTROL					
V <sub>REF</sub>	Voltage feedback regulation voltage		193	200	207	mV
	Voltage feedback regulation	V <sub>FB</sub> =50mV	44	50	56	m\/
V (REF_PWM)	voltage under brightness control	V <sub>FB</sub> =20mV	14	20	26	IIIV
I <sub>FB</sub>	Voltage feedback input bias current	V <sub>FB</sub> =200mV	-	-	2	uA
fs	Oscillator frequency		500	600	700	kHz
D <sub>max</sub>	Maximum duty cycle	V <sub>FB</sub> = 100 mV, measured on the drive signal of the switching FET	93%	95%	-	

**Electrical Characteristics(continued)** Typical limits tested at T<sub>A</sub>= 25°C. Minimum and maximum limits apply over the full operating ambient temperature range( $-40^{\circ}C \leq T_A \leq 85^{\circ}C$ ). Unless otherwise specified, VIN= 3.6V, CTRL=V<sub>IN</sub>.

	<u></u>		,	- 114-		
t <sub>min_on</sub>	Minimum on pulse width		-	40	-	ns
I <sub>sink</sub>	Comp pin sink current		-	100	-	uA
Isource	Comp pin source current		-	100	-	uA
G <sub>ea</sub>	Error amplifier transconductance		-	320	-	uS
R <sub>ea</sub>	Error amplifier output resistance		-	6	-	MΩ
POWER S	WITCH	-				
Б		VIN=3.6	-	0.4	-	•
RDS(on)	N-channel MOSFET on-resistance	VIN=3.0	-	-	0.7	Ω
I <sub>LN_NFET</sub>	N-channel leakage current	V <sub>SW</sub> = 35 V, T <sub>A</sub> = 25°C	-	-	1	uA
OC and OL	.P					
I <sub>LIM</sub>	N-Channel MOSFET current limit	D=D <sub>max</sub>	-	1.1	-	А
I <sub>LIM_Start</sub>	Start up current limit	D=D <sub>max</sub>	-	0.55	-	А
t <sub>Half_LIM</sub>	Time step for half current limit		-	5	-	mS
Vovp	Open LED protection threshold	Measured on the SW pin	-	38	-	V
V <sub>(FB_OVP)</sub>	Open LED protection threshold on FB	Measured on the FB pin, percentage of Vref, Vref=200mV and 20mV	-	50%	-	
t <sub>REF</sub>	VREF filter time constant		-	180	-	us
t <sub>step</sub>	VREF ramp up time		-	213	-	us
1-Wire inte	rface TIMING	-				
t <sub>start</sub>	Start time of program stream		2	-	-	us
t <sub>EOS</sub>	End time of program stream		2		360	us
t <sub>H_LB</sub>	High time low bit	Logic 0	2	-	180	us
t <sub>L LB</sub>	Low time low bit	Logic 0	$2 \times t_{H\_LB}$	-	360	us
t <sub>H HB</sub>	High time high bit	Logic 1	2×t <sub>L_HB</sub>	-	360	us
t <sub>L HB</sub>	Low time high bit	Logic 1	2	-	360	us
	Acknowledge output voltage low	Open drain, R <sub>pullup</sub> =15kΩ to VIN	-	-	0.4	V
t <sub>valACKN</sub>	Acknowledge valid time	See <sup>(1)</sup>	-	-	2	us
<b>t</b> ACKN	Duration of acknowledge condition	See <sup>(1)</sup>	-	-	512	us
THERMAL	SHUTDOWN					
T <sub>shutdown</sub>	Thermal shutdown threshold		-	160	-	°C
T <sub>hysteresis</sub>	Thermal shutdown threshold		-	15	-	°C

(1) Acknowledge condition active 0, this condition will only be applied in case the RFA bit is set. Open drain output, line needs to be pulled high by the host with resistor load.



## Functional Description

#### OPERATION

The OCP8178 is a high efficiency, high output voltage boost converter in a small package size. The device is ideal for driving white LED in series. The serial LED connection provides even illumination by sourcing the same output current through all LEDs, eliminating the need for expensive factory calibration. The device integrates 40V/0.7A switch FET and operates in pulse width modulation (PWM) with 600kHz fixed switching frequency. For operation see the block diagram. The duty cycle of the converter is set by the error amplifier output and the current signal applied to the PWM control comparator. The control architecture is based on traditional current mode control; therefore, a slope compensation is added to the current signal to allow stable operation for duty cycles larger than 50%. The feedback loop regulates the FB pin to a low reference voltage (200mV typical), reducing the power dissipation in the current sense resistor.

#### SOFT START-UP

Soft-start circuitry is integrated into the IC to avoid a high inrush current during start-up. After the device is enabled, the voltage at FB pin ramps up to the reference voltage in 32 steps with each step taking 213µs. This ensures that the output voltage rises slowly to reduce the input current. Additionally, for the first 5ms after the COMP voltage ramps, the current limit of the switch is set to half of the normal current limit spec. During this period, the input current is kept below 400mA (typical).

#### **OPEN LED PROTECTION**

Open LED protection circuitry prevents IC damage as the result of white LED disconnection. The OCP8178 monitors the voltage at the SW pin and FB pin during each switching cycle. The circuitry turns off the switch FET and shuts down the IC when both of the following conditions: (1) the SW voltage exceeds the V<sub>OVP</sub> threshold and (2) the FB voltage is less than half of regulation voltage. As a result, the output voltage falls to the level of the input supply. The device remains in shutdown mode until it is enabled by toggling the CTRL pin logic. The threshold is set at 38V. Make sure that the product of the number of external LEDs and each LED's maximum forward voltage plus the 200mV reference voltage does not exceed the minimum OVP threshold or (N<sub>LEDS</sub> X V<sub>LED(MAX)</sub>)+200mV  $\leq$  V<sub>OVP(MIN)</sub>.

#### SHUTDOWN

The OCP8178 enters shutdown mode when the CTRL voltage is logic low for more than 2.5ms. During shutdown, the input supply current for the device is less than 1 $\mu$ A (max). Although the internal FET does not switch in shutdown, there is still a DC current path between the input and the LEDs through the inductor and Schottky diode. The minimum forward voltage of the LED array must exceed the maximum input voltage to ensure that the LEDs remain off in shutdown. However, in the typical application with two or more LEDs, the forward voltage is large enough to reverse bias the Schottky and keep leakage current low.

#### **CURRENT PROGRAM**

The FB voltage is regulated by a low 0.2V reference voltage. The LED current is programmed externally using a current-sense resistor in series with the LED string. The value of the R<sub>SET</sub> is calculated using Equation 1:

$$I_{LED} = \frac{V_{FB}}{R_{SET}}$$
(1)

Where

 $I_{LED}$ =output current of LEDs V<sub>FB</sub>=regulated voltage of FB R<sub>SET</sub>=current sense resistor The output current tolerance depends on the FB accuracy and the current sensor resistor accuracy

#### LED BRIGHTNESS DIMMING MODE SELECTION

The CTRL pin is used for the control input for both dimming modes, PWM dimming and 1-Wire dimming. The dimming mode for the OCP8178 is selected each time the device is enabled. The default dimming mode is PWM dimming. To enter the 1-Wire mode, the following digital pattern on the CTRL pin must be recognized by the IC every time the IC starts from the shutdown mode.

1. Pull CTRL pin high to enable the OCP8178, and to start the 1-Wire detection window.

2. After the 1-Wire interface detection delay ( $t_{1w\_delay}$ , 100µs) expires, drive CTRL low for more than the 1-Wire interface detection time ( $t_{1w\_detect}$ , 260µs).

3. The CTRL pin has to be low for more than 1-Wire interface detection time before the 1-Wire interface detection window ( $t_{1w\_win}$ , 1ms) expires. 1-Wire interface detection window starts from the first CTRL pin low to high transition.

The IC enters the 1-Wire mode once the above 3 conditions are met. the 1-Wire interface communication can start before the detection window expires. Once the dimming mode is programmed, it can not be changed without another start up. This means the IC needs to be shut down by pulling the CTRL low for 2.5ms and restarts.



Figure 4, Dimming Mode Detection and Soft Start PWM Brightness Dimming



PWM BRIGHTNESS DIMMING



As shown in figure 5, the IC chops up the internal 200mV reference voltage at the duty cycle of the PWM signal. The pulse signal is then filtered by an internal low pass filter. The output of the filter is connected to the error amplifier as the reference voltage for the FB pin regulation. Therefore, although a PWM signal is used for brightness dimming, only the WLED DC current is modulated, which is often referred as analog dimming. This eliminates the audible noise which often occurs when the LED current is pulsed in replica of the frequency and duty cycle of PWM control. Unlike other scheme which filters the PWM signal for analog dimming, OCP8178 regulation voltage is independent of the PWM logic voltage level which often has large variations.

For optimum performance, use the PWM dimming frequency in the range of 5kHz to 100kHz. The requirement of minimum dimming frequency comes from the 1-Wire interface detection delay and detection time specification in the dimming mode selection. Since the CTRL pin is logic only pin, adding an external RC filter applied to the pin does not work.

#### **DIGITAL 1-Wire BRIGHTNESS DIMMING**

The CTRL pin features a simple digital interface to allow digital brightness control. The digital dimming can save the processor power and battery life as it does not require a PWM signal all the time, and the processor can enter idle mode if available.

The OCP8178 adopts the 1-Wire interface protocol for the digital dimming, which can program the FB voltage to

any of the 32 steps with single command. The step increment increases with the voltage to produce pseudo logarithmic curve for the brightness step. See the Table 1 for the FB pin voltage steps. The default step is full scale when the device is first enabled (VFB=200 mV). The programmed reference voltage is stored in an internal register. A power reset clears the register value and reset it to default.

#### 1-Wire INTERFACE DIGITAL DIMMING

1-Wire interface is a simple but flexible one pin interface to configure the FB voltage. The interface is based on a master-slave structure, where the master is typically a microcontroller or application processor. Figure 6 and Table 2 give an overview of the protocol.

The protocol consists of a device specific address byte and a data byte. The device specific address byte is fixed to 72 hex. The data byte consists of five bits for information, two address bits, and the RFA bit. The RFA bit set to high indicates the Request for Acknowledge condition. The Acknowledge condition is only applied if the protocol was received correctly. The advantage of 1-Wire interface compared with other on pin interfaces is that its bit detection is in a large extent independent from the bit transmission rate. It can automatically detect bit rates between 1.7kBit/sec and up to 160kBit/sec.

	FB voltage(mV)	D4	D3	D2	D1	D0
0	0	0	0	0	0	0
1	5	0	0	0	0	1
2	8	0	0	0	1	0
3	11	0	0	0	1	1
4	14	0	0	1	0	0
5	17	0	0	1	0	1
6	20	0	0	1	1	0
7	23	0	0	1	1	1
8	26	0	1	0	0	0
9	29	0	1	0	0	1
10	32	0	1	0	1	0
11	35	0	1	0	1	1
12	38	0	1	1	0	0
13	44	0	1	1	0	1
14	50	0	1	1	1	0
15	56	0	1	1	1	1
16	62	1	0	0	0	0
17	68	1	0	0	0	1
18	74	1	0	0	1	0
19	80	1	0	0	1	1
20	86	1	0	1	0	0
21	92	1	0	1	0	1
22	98	1	0	1	1	0
23	104	1	0	1	1	1
24	116	1	1	0	0	0
25	128	1	1	0	0	1
26	140	1	1	0	1	0
27	152	1	1	0	1	1
28	164	1	1	1	0	0
29	176	1	1	1	0	1
30	188	1	1	1	1	0
31	200	1	1	1	1	1

Table 1, Selectable FB Voltage

Data In	←		_ Dev	ice /	Addres	s —								— Dat	a Byte	_					
Start	DA7 0	DA6 1	DA5 1	DA4 1	DA3 0	DA2 0	DA1 1	DAO 0	EOS	Start	RFA	A1	A0	D5	D4	D3	D2	D1	D0	EOS	
																					<u> </u>

Data Out A

Figure 6, 1-Wire interface Protocol Overview

Table 2. 1-Wire interface Bit Description										
BYTE	BIT NUMBER	NAME	TRANSMISSION DIRECTION	DESCRIPTION						
	7	DA7		0 MSB device address						
	6	DA6		1						
Daviaa	5	DA5		1						
Address Byte	4	DA4	IN	1						
72 Hey	3	DA3	11N	0						
72 HCX	2	DA2		0						
	1	DA1		1						
	0	DA0		0 LSB device address						
	7(MSD)	DEA		Request for acknowledge. If high,						
	/(MBD)	NА		acknowledge is applied by device						
	6	A1		0 Address bit 1						
	5	A0		0 Address bit 0						
Data byte	4	D4	IN	Data bit 4						
	3	D3		Data bit 3						
	2	D2		Data bit 2						
	1	D1		Data bit 1						
	0(LSB)	D0		Data bit 0						
				Acknowledge condition active 0, this						
				condition will only be applied in case RFA						
				bit is set. Open drain output, Line needs to						
				be pulled high by the host with a pull up						
		ACK	OUT	resistor. This feature can only be used if the						
				master has an open drain output stage. In						
				case of a push pull output stage						
				Acknowledge condition may not be						
				requested!						

All bits are transmitted MSB first and LSB last. Figure7 shows the protocol without acknowledge request (Bit RFA=0), Figure7 with acknowledge (Bit RFA=1) request. Prior to both bytes, device address byte and data byte, a start condition must be applied. For this, the CTRL pin must be pulled high for at least  $t_{start}$  (2µs) before the bit transmission starts with the falling edge. If the CTRL pin is already at high level, no start condition is needed prior to the device address byte. The transmission of each byte is closed with an End of Stream condition for at least  $t_{EOS}(2µs)$ .

The bit detection is based on a Logic Detection scheme, where the criterion is the relation between  $t_{LOW}$  and  $t_{HIGH}$ . It can be simplified to:

High Bit:  $t_{HIGH} > t_{LOW}$ , but with  $t_{HIGH}$  at least 2 x  $t_{LOW}$ , see Figure 8.

Low Bit:  $t_{HIGH} < t_{LOW}$ , but with  $t_{LOW}$  at least 2 x  $t_{HIGH}$ , see Figure 8.

The bit detection starts with a falling edge on the CTRL pin and ends with the next falling edge. Depending on the relation between t<sub>HIGH</sub> and t<sub>LOW</sub>, the logic 0 or 1 is detected.

The acknowledge condition is only applied if:

(1) Acknowledge is requested by a set RFA bit.

(2) The transmitted device address matches with the device address of the device.

(3) 16 bits is received correctly.

If the device turns on the internal ACKN-MOSFET and pulls the CTRL pin low for the time  $t_{ACKN}$ , which is 512µs maximum then the Acknowledge condition is valid after an internal delay time  $t_{valACK}$ . This means that the internal ACKN-MOSFET is turned on after  $t_{valACK}$ , when the last falling edge of the protocol was detected. The master controller keeps the line low in this period. The master device can detect the acknowledge condition with its input by releasing the CTRL pin after  $t_{valACK}$  and read back a logic 0. The CTRL pin can be used again after the acknowledge condition ends.





Note that the acknowledge condition may only be requested in case the master device has an open drain output. For a push-pull output stage, the use a series resistor in the CRTL line to limit the current to 500µA is recommended to for such cases as: (1) an accidentally requested acknowledge, or (2) to protect the internal ACKN-MOSFET.

#### UNDERVOLTAGE LOCKOUT

An undervoltage lockout prevents operation of the device at input voltages below typical 2.2V. When the input voltage is below the undervoltage threshold, the device is shutdown and the internal switch FET is turned off. If the input voltage rises by undervoltage lockout hysteresis, the IC restarts.

#### THERMAL SHUTDOWN

An internal thermal shutdown turns off the device when the typical junction temperature of 160°C is exceeded. The device is released from shutdown automatically when the junction temperature decreases by 15°C.

#### Application Information



Figure 9, OCP8178 Typical Application

#### Input Capacitor (C1) Selection

The input capacitor can reduce peak current and noise at power source. Choosing the correct size and type of input capacitor helps minimize the input voltage ripple caused by the switching of the OCP8178's boost converter, and reduces noise on the boost converters input terminal that can feed through and disrupt internal analog signals. The capacitor in the range of 1uF to 10uF is recommended for input side. It is important to place the input capacitor as close as possible to the OCP8178's input (VIN) terminals. This reduces the series resistance and inductance that can inject noise into the device due to the input switching currents.

#### **Output Capacitor (C2) Selection**

To estimate the output voltage ripple considering the ripple due to capacitor discharge ( $\Delta VQ$ ) and the ripple due to the capacitors ESR ( $\Delta VESR$ ) use the following equations.

The output capacitor is mainly selected to meet the requirements for the output ripple and loop stability. This ripple voltage is related to the capacitor's capacitance and its equivalent series resistance (ESR). Assuming a capacitor with zero ESR, the minimum capacitance needed for a given ripple can be calculated by:

$$C_{OUT} = \frac{I_{OUT} \times (V_{OUT} - V_{IN})}{V_{OUT} \times V_{RIPPLE} \times F_{S}}$$
(3)

Where,  $V_{RIPPLE}$ =peak-to-peak output ripple. The additional output ripple component caused by ESR is calculated using:

$$V_{\text{RIPPLE}\_\text{ESR}} = \left[ \left( \frac{I_{\text{OUT}} \times V_{\text{OUT}}}{V_{\text{IN}}} \right) + \frac{V_{\text{IN}} \times \left( V_{\text{OUT}} - V_{\text{IN}} \right)}{2 \times F_{\text{S}} \times L \times V_{\text{OUT}}} \right] \times R_{\text{ESR}}$$
(4)

Due to its low ESR, V<sub>RIPPLE\_ESR</sub> can be neglected for ceramic capacitors, but must be considered if tantalum or electrolytic capacitors are used.

#### Inductor (L1) Selection

The selection of the inductor affects steady state operation as well as transient behavior and loop stability. These factors make it the most important component in power regulator design. There are three important inductor specifications, inductor value, DC resistance and saturation current. Considering inductor value alone is not enough.

The OCP8178 is designed to use a  $10\mu$ H to  $22\mu$ H inductor. When the device is boosting (VOUT>VIN) the inductor is typically the largest area of efficiency loss in the circuit. Therefore, choosing an inductor with the lowest possible series resistance is important. Additionally, the saturation rating of the inductor should be greater than the maximum operating peak current of the OCP8178. This prevents excess efficiency loss that can occur with inductors that operate in saturation. For proper inductor operation and circuit performance, ensure that the inductor saturation and the peak current limit setting of the OCP8178 are greater than IPEAK in the following calculation:

$$I_{PEAK} = \frac{I_{LOAD}}{\eta} \times \frac{V_{OUT}}{V_{IN}} + DI_{L}$$
(5)

Where

$$\begin{cases} DI_{L} = \frac{V_{IN} \times (V_{OUT} - V_{IN})}{2 \times f_{SW} \times L \times V_{OUT}} \\ f_{SW} = 600 \, k \, Hz \end{cases}$$
(6)

The inductor value determines the inductor ripple current. Choose an inductor that can handle the necessary peak current without saturating, according to half of the peak-to-peak ripple current given by Equation 3, pause the inductor DC current given by:

$$I_{in\_DC} = \frac{V_{out} \times I_{out}}{V_{in} \times \eta}$$
(7)

Inductor values can have  $\pm 20\%$  tolerance with no current bias. When the inductor current approaches saturation level, its inductance can decrease 20% to 35% from the 0A value depending on how the inductor vendor defines saturation current. Using an inductor with a smaller inductance value forces discontinuous PWM when the inductor current ramps down to zero before the end of each switching cycle. This reduces the boost converter's maximum output current, causes large input voltage ripple and reduces efficiency. Large inductance value provides much more output current and higher conversion efficiency. For these reasons, a 10µH to 22µH inductor value range is recommended. A 22µH inductor optimized the efficiency for most application while maintaining low inductor peak to peak ripple.

OCP8178 has built-in slope compensation to avoid sub-harmonic oscillation associated with current mode control. If the inductor value is lower than  $10\mu$ H, the slope compensation may not be adequate, and the loop can be unstable.

#### Maximum Output Current

The over current limit in a boost converter limits the maximum input current and thus maximum input power for a given input voltage. Maximum output power is less than maximum input power due to power conversion losses. Therefore, the current limit setting, input voltage, output voltage and efficiency can all change maximum current output. The current limit clamps the peak inductor current; therefore, the ripple has to be subtracted to derive maximum DC current. The ripple current is a function of switching frequency, inductor value and duty cycle. The following equations take into account of all the above factors for maximum output current calculation.

$$Ip = \frac{1}{L \times F_{S} \times \left(\frac{1}{V_{OUT} + V_{f} - V_{in}} + \frac{1}{V_{in}}\right)}$$
(8)

Where:

Ip= inductor peak to peak ripple;

L = inductor value;

Vf= Schottky diode forward voltage;

Fs = switching frequency;

Vout = output voltage of the boost converter. It is equal to the sum of VFB and the voltage drop across LEDs.

$$\mathbf{I}_{\text{out\_max}} = \frac{\mathbf{V}_{\text{in}} \times (\mathbf{I}_{\text{lim}} - \mathbf{I}_{\text{p}}/2) \times \eta}{\mathbf{V}_{\text{out}}}$$
(9)

Where:

lout\_max= maximum output current of the boost converter;

Ilim= over current limit;

 $\eta$ = efficiency.

For instance, when VIN is 5V, 10 LEDs output equivalent to VOUT of 32V, the inductor is 22µH, the Schottky forward voltage is 0.2V; and then the maximum output current is 85mA in typical condition.

#### **Ordering Information**

Part Number	Maximum VOUT	VFB	Package Type	Package Qty	Temperature	Eco Plan	Lead/Ball Finish
OCP8178VAD	38V	200mV	DFN2X2-6L	7-in reel 3000pcs/reel	<b>-40∼85°</b> C	Green	NIPDAU

# **Marking Information** DFN2X2-6L:



# OCP8178

Package Information DFN2X2-6L:











# BOTTOM VIEW

Symbol	Dimensions I	n Millimeters	<b>Dimensions In Inches</b>			
Symbol	MIN.	MAX.	MIN.	MAX.		
A	0.700	0.800	0.028	0.031		
A1	0.000	0.050	0.000	0.002		
A3	0.203	REF	0.008	B REF		
D	1.900	2.100	0.075	0.083		
E	1.900	2.100	0.075	0.083		
D1	0.900	1.100	0.035	0.043		
E1	1.500	1.700	0.059	0.067		
k	0.250	REF	0.010	REF		
b	0.250	0.350	0.010	0.014		
b1	0.220	REF	0.009 REF			
е	0.650	BSC	0.026 BSC			
L	0.174	0.326	0.007	0.013		

# Packing Information



Note: The picture is only for reference. Please make the object as the standard.

# Key parameter list of tape and reel

Package Type	Reel Diameter	SPQ (PCS)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
DFN2X2-6L	7"	3000	9	2.3	2.3	1.1	4	4	2	8	Q1