

# OPAx191 36V 低功耗、CMOS、轨到轨输入/输出、 低偏移电压、低输入偏置电流精密运算放大器

## 1 特性

- 低偏移电压:  $\pm 5\mu\text{V}$
- 低偏移电压漂移:  $\pm 0.1\mu\text{V}/^\circ\text{C}$
- 低噪声: 1kHz 时为  $15\text{nV}/\sqrt{\text{Hz}}$
- 高共模抑制: 140dB
- 低偏置电流:  $\pm 5\text{pA}$
- 轨到轨输入和输出
- 高带宽: 2.5MHz 增益带宽积 (GBW)
- 高转换率:  $5\text{V}/\mu\text{s}$
- 低静态电流: 每个放大器  $140\mu\text{A}$
- 宽电源范围:  $\pm 2.25\text{V}$  至  $\pm 18\text{V}$ ,  $4.5\text{V}$  至  $36\text{V}$
- 已过滤电磁干扰 (EMI)/射频干扰 (RFI) 的输入
- 达到电源轨的差分输入电压范围
- 高电容负载驱动能力:  $1\text{nF}$
- 行业标准封装:
  - SOIC-8、SOT-5 和 VSSOP-8 单体封装
  - SOIC-8 和 VSSOP-8 双列封装
  - SOIC-14 和 TSSOP-14 四列封装

## 2 应用

- 多路复用数据采集系统
- 测试和测量设备
- 高分辨率模数转换器 (ADC) 驱动器放大器
- 逐次逼近寄存器 (SAR) ADC 基准缓冲器
- 可编程逻辑控制器
- 高侧和低侧电流感测
- 高精度比较器

## 3 说明

OPAx191 系列 (OPA191、OPA2191 和 OPA4191) 是新一代 36V e-trim 运算放大器。

这些器件具有卓越的直流精度和交流性能, 包括轨到轨输入/输出、低偏移电压 (典型值:  $\pm 5\mu\text{V}$ )、低偏移漂移 (典型值:  $\pm 0.2\mu\text{V}/^\circ\text{C}$ ) 和 2MHz 带宽。

OPAx191 系列 拥有诸多独一无二的特性, 例如电源轨的差分输入电压范围、高输出电流 ( $\pm 65\text{mA}$ )、高达  $1\text{nF}$  的高容性负载驱动以及高转换率 ( $5\text{V}/\mu\text{s}$ ), 是稳健耐用的高性能运算放大器, 适用于各种高压工业应用。


OPAx191 系列运算放大器采用标准封装, 在  $-40^\circ\text{C}$  至  $+125^\circ\text{C}$  的额定温度范围内工作。

器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸 (标称值)
OPA191	SOIC (8)	4.90mm x 3.90mm
	小外形尺寸晶体管 (SOT) (5)	2.90mm x 1.60mm
	VSSOP (8)	3.00mm x 3.00mm
OPA2191	SOIC (8)	4.90mm x 3.90mm
	VSSOP (8)	3.00mm x 3.00mm
OPA4191	SOIC (14)	8.65mm x 3.90mm
	TSSOP (14)	5.00mm x 4.40mm

(1) 要了解所有可用封装, 请参见数据表末尾的封装选项附录。

OPA191 应用于高压多路复用数据采集系统



目录

1	特性 .....	1	8.1	Overview .....	22
2	应用 .....	1	8.2	Functional Block Diagram .....	22
3	说明 .....	1	8.3	Feature Description .....	23
4	修订历史记录 .....	2	8.4	Device Functional Modes .....	30
5	<b>Pin Configuration and Functions</b> .....	3	<b>9</b>	<b>Application and Implementation</b> .....	31
6	<b>Specifications</b> .....	5	9.1	Application Information .....	31
6.1	Absolute Maximum Ratings .....	5	9.2	Typical Applications .....	31
6.2	ESD Ratings .....	5	<b>10</b>	<b>Power-Supply Recommendations</b> .....	35
6.3	Recommended Operating Conditions .....	5	<b>11</b>	<b>Layout</b> .....	35
6.4	Thermal Information: OPA191 .....	5	11.1	Layout Guidelines .....	35
6.5	Thermal Information: OPA2191 .....	6	11.2	Layout Example .....	36
6.6	Thermal Information: OPA4191 .....	6	<b>12</b>	<b>器件和文档支持</b> .....	37
6.7	Electrical Characteristics: $V_S = \pm 4\text{ V}$ to $\pm 18\text{ V}$ ( $V_S = 8\text{ V}$ to $36\text{ V}$ ) .....	7	12.1	器件支持 .....	37
6.8	Electrical Characteristics: $V_S = \pm 2.25\text{ V}$ to $\pm 4\text{ V}$ ( $V_S = 4.5\text{ V}$ to $8\text{ V}$ ) .....	9	12.2	文档支持 .....	37
6.9	Typical Characteristics .....	11	12.3	相关链接 .....	37
<b>7</b>	<b>Parameter Measurement Information</b> .....	20	12.4	社区资源 .....	37
7.1	Input Offset Voltage Drift .....	20	12.5	商标 .....	37
<b>8</b>	<b>Detailed Description</b> .....	22	12.6	静电放电警告 .....	38
			12.7	Glossary .....	38
			<b>13</b>	<b>机械、封装和可订购信息</b> .....	38

4 修订历史记录


Changes from Original (December 2015) to Revision A

Page


•	已将 DBV 和 DGK 封装由“产品预览”改为“量产数据” .....	1
•	Added input offset voltage drift values for DBV and DGK packages to both electrical characteristics tables .....	5
•	Added crosstalk values to both electrical characteristics tables .....	5
•	Updated Figure 23, 0.1-Hz to 10-Hz Noise graph .....	14
•	Added text regarding capacitive load drive to the <i>Capacitive Load and Stability</i> section .....	26
•	Added Figure 56 .....	26

## 5 Pin Configuration and Functions


**DBV Package: OPA191  
5-Pin SOT  
Top View**




**D and DGK Packages: OPA2191  
8-Pin SOIC and VSSOP  
Top View**



**D and DGK Packages: OPA191  
8-Pin SOIC and VSSOP  
Top View**



**D and PW Packages: OPA4191  
14-Pin SOIC and TSSOP  
Top View**



(1) NC = No internal connection.

## OPA191, OPA2191, OPA4191

ZHCSEE4A – DECEMBER 2015 – REVISED APRIL 2016

### Pin Functions: OPA191

PIN			I/O	DESCRIPTION
NAME	OPA191			
	D (SOIC), DGK (VSSOP)	DBV (SOT)		
+IN	3	3	I	Noninverting input
–IN	2	4	I	Inverting input
NC	1, 5, 8	—	—	No internal connection (can be left floating)
OUT	6	1	O	Output
V+	7	5	—	Positive (highest) power supply
V–	4	2	—	Negative (lowest) power supply

### Pin Functions: OPA2191 and OPA4191

PIN			I/O	DESCRIPTION
NAME	OPA2191	OPA4191		
	D (SOIC), DGK (VSSOP)	D (SOIC), PW (TSSOP)		
+IN A	3	3	I	Noninverting input, channel A
+IN B	5	5	I	Noninverting input, channel B
+IN C	—	10	I	Noninverting input, channel C
+IN D	—	12	I	Noninverting input, channel D
–IN A	2	2	I	Inverting input, channel A
–IN B	6	6	I	Inverting input, channel B
–IN C	—	9	I	Inverting input, channel C
–IN D	—	13	I	Inverting input, channel D
OUT A	1	1	O	Output, channel A
OUT B	7	7	O	Output, channel B
OUT C	—	8	O	Output, channel C
OUT D	—	14	O	Output, channel D
V+	8	4	—	Positive (highest) power supply
V–	4	11	—	Negative (lowest) power supply

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT	
Supply voltage, $V_S = (V+) - (V-)$	Dual supply		±20	V	
	Single supply		40		
Signal input pins	Voltage	Common-mode	(V-) – 0.5	(V+) + 0.5	V
		Differential		(V+) – (V-) + 0.2	
	Current		±10	mA	
Output short circuit <sup>(2)</sup>		Continuous		mA	
Temperature	Operating	–40	150	°C	
	Junction		150		
	Storage, $T_{stg}$	–65	150		

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Short-circuit to ground, one amplifier per package.

### 6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±3000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Supply voltage, $V_S = (V+) - (V-)$	Dual supply	±2.25		±18	V
	Single supply	4.5		36	
Operating temperature		–40		125	°C

### 6.4 Thermal Information: OPA191

THERMAL METRIC <sup>(1)</sup>		OPA191			UNIT
		8 PINS		5 PINS	
		D (SOIC)	DGK (VSSOP)	DBV (SOT)	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	115.8	180.4	158.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case(top) thermal resistance	60.1	67.9	60.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	56.4	102.1	44.8	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	12.8	10.4	1.6	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	55.9	100.3	4.2	°C/W
$R_{\theta JC(bot)}$	Junction-to-case(bottom) thermal resistance	N/A	N/A	N/A	°C/W

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

## OPA191, OPA2191, OPA4191

ZHCSEE4A – DECEMBER 2015 – REVISED APRIL 2016

### 6.5 Thermal Information: OPA2191

THERMAL METRIC <sup>(1)</sup>		OPA2191		UNIT
		8 PINS		
		D (SOIC)	DGK (VSSOP)	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	107.9	158	°C/W
$R_{\theta JC(top)}$	Junction-to-case(top) thermal resistance	53.9	48.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	48.9	78.7	°C/W
$\psi_{JT}$	Junction-to-top characterization parameter	6.6	3.9	°C/W
$\psi_{JB}$	Junction-to-board characterization parameter	48.3	77.3	°C/W
$R_{\theta JC(bot)}$	Junction-to-case(bottom) thermal resistance	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

### 6.6 Thermal Information: OPA4191

THERMAL METRIC <sup>(1)</sup>		OPA4191		UNIT
		14 PINS		
		D (SOIC)	PW (TSSOP)	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	86.4	92.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case(top) thermal resistance	46.3	27.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	41.0	33.6	°C/W
$\psi_{JT}$	Junction-to-top characterization parameter	11.3	1.9	°C/W
$\psi_{JB}$	Junction-to-board characterization parameter	40.7	33.1	°C/W
$R_{\theta JC(bot)}$	Junction-to-case(bottom) thermal resistance	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

## 6.7 Electrical Characteristics: $V_S = \pm 4\text{ V}$ to $\pm 18\text{ V}$ ( $V_S = 8\text{ V}$ to $36\text{ V}$ )

at  $T_A = 25^\circ\text{C}$ ,  $V_{CM} = V_{OUT} = V_S / 2$ , and  $R_L = 10\text{ k}\Omega$  connected to  $V_S / 2$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
<b>OFFSET VOLTAGE</b>							
$V_{OS}$	Input offset voltage	$V_S = \pm 18\text{ V}$			$\pm 5$	$\pm 25$	$\mu\text{V}$
			$T_A = 0^\circ\text{C}$ to $85^\circ\text{C}$		$\pm 8$	$\pm 75$	
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		$\pm 10$	$\pm 125$	
		$(V+) - 3.0\text{ V} < V_{CM} < (V+) - 1.5\text{ V}$		See <i>Common-Mode Voltage Range</i> section			
		$V_S = \pm 18\text{ V}$ , $V_{CM} = (V+) - 1.5\text{ V}$			$\pm 10$	$\pm 50$	
			$T_A = 0^\circ\text{C}$ to $85^\circ\text{C}$		$\pm 25$	$\pm 150$	
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		$\pm 50$	$\pm 250$	
$dV_{OS}/dT$	Input offset voltage drift	$V_S = \pm 18\text{ V}$ , D package only	$T_A = 0^\circ\text{C}$ to $85^\circ\text{C}$		$\pm 0.1$	$\pm 0.8$	$\mu\text{V}/^\circ\text{C}$
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		$\pm 0.15$	$\pm 1.2$	
		$V_S = \pm 18\text{ V}$ , DGK and DBV packages only	$T_A = 0^\circ\text{C}$ to $85^\circ\text{C}$		$\pm 0.1$	$\pm 0.9$	
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		$\pm 0.15$	$\pm 1.3$	
		$V_S = \pm 18\text{ V}$ , $V_{CM} = (V+) - 1.5\text{ V}$	$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		$\pm 0.5$		
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$				
PSRR	Power-supply rejection ratio	$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$			$\pm 0.3$	$\pm 1.0$	$\mu\text{V}/\text{V}$
<b>INPUT BIAS CURRENT</b>							
$I_B$	Input bias current				$\pm 5$	$\pm 20$	$\text{pA}$
		$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$				$\pm 9$	$\text{nA}$
$I_{OS}$	Input offset current				$\pm 2$	$\pm 20$	$\text{pA}$
		$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$				$\pm 2$	$\text{nA}$
<b>NOISE</b>							
$E_n$	Input voltage noise	$(V-) - 0.1\text{ V} < V_{CM} < (V+) - 3\text{ V}$	$f = 0.1\text{ Hz}$ to $10\text{ Hz}$		1.4		$\mu\text{V}_{PP}$
		$(V+) - 1.5\text{ V} < V_{CM} < (V+) + 0.1\text{ V}$	$f = 0.1\text{ Hz}$ to $10\text{ Hz}$		7		
$e_n$	Input voltage noise density	$(V-) - 0.1\text{ V} < V_{CM} < (V+) - 3\text{ V}$	$f = 100\text{ Hz}$		18		$\text{nV}/\sqrt{\text{Hz}}$
			$f = 1\text{ kHz}$		15		
		$(V+) - 1.5\text{ V} < V_{CM} < (V+) + 0.1\text{ V}$	$f = 100\text{ Hz}$		53		
			$f = 1\text{ kHz}$		24		
$i_n$	Input current noise density	$f = 1\text{ kHz}$			1.5		$\text{fA}/\sqrt{\text{Hz}}$
<b>INPUT VOLTAGE</b>							
$V_{CM}$	Common-mode voltage range			$(V-) - 0.1$		$(V+) + 0.1$	$\text{V}$
CMRR	Common-mode rejection ratio	$V_S = \pm 18\text{ V}$ , $(V-) - 0.1\text{ V} < V_{CM} < (V+) - 3\text{ V}$			120	140	$\text{dB}$
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		114	126	
		$V_S = \pm 18\text{ V}$ , $(V+) - 1.5\text{ V} < V_{CM} < (V+)$			96	120	
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		86	100	
		$(V+) - 3\text{ V} < V_{CM} < (V+) - 1.5\text{ V}$		See <i>Typical Characteristics</i>			
<b>INPUT IMPEDANCE</b>							
$Z_{ID}$	Differential				$100 \parallel 1.6$		$\text{M}\Omega \parallel \text{pF}$
$Z_{IC}$	Common-mode				$1 \parallel 6.4$		$10^{13}\Omega \parallel \text{pF}$
<b>OPEN-LOOP GAIN</b>							
$A_{OL}$	Open-loop voltage gain	$V_S = \pm 18\text{ V}$ , $(V-) + 0.6\text{ V} < V_O < (V+) - 0.6\text{ V}$ , $R_L = 2\text{ k}\Omega$			124	134	$\text{dB}$
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		114	126	
		$V_S = \pm 18\text{ V}$ , $(V-) + 0.3\text{ V} < V_O < (V+) - 0.3\text{ V}$ , $R_L = 10\text{ k}\Omega$			126	140	
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		120	134	

**OPA191, OPA2191, OPA4191**

ZHCSEE4A – DECEMBER 2015 – REVISED APRIL 2016

**Electrical Characteristics:  $V_S = \pm 4\text{ V}$  to  $\pm 18\text{ V}$  ( $V_S = 8\text{ V}$  to  $36\text{ V}$ ) (continued)**

at  $T_A = 25^\circ\text{C}$ ,  $V_{CM} = V_{OUT} = V_S / 2$ , and  $R_L = 10\text{ k}\Omega$  connected to  $V_S / 2$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
<b>FREQUENCY RESPONSE</b>							
GBW	Unity gain bandwidth				2.5		MHz
SR	Slew rate	$V_S = \pm 18\text{ V}$ , $G = 1$ , 10-V step	Rising		7.5		V/ $\mu\text{s}$
			Falling		5.5		
$t_s$	Settling time	To 0.01%, $C_L = 20\text{ pF}$	$V_S = \pm 18\text{ V}$ , $G = 1$ , 2-V step		0.7		$\mu\text{s}$
			$V_S = \pm 18\text{ V}$ , $G = 1$ , 5-V step		1		
		To 0.001%, $C_L = 20\text{ pF}$	$V_S = \pm 18\text{ V}$ , $G = 1$ , 2-V step		1.8		
			$V_S = \pm 18\text{ V}$ , $G = 1$ , 5-V step		3.7		
$t_{OR}$	Overload recovery time	$V_{IN} \times G = V_S$	From overload to negative rail		0.4		$\mu\text{s}$
			From overload to positive rail		1		
THD+N	Total harmonic distortion + noise	$G = 1$ , $f = 1\text{ kHz}$ , $V_O = 3.5\text{ V}_{RMS}$			0.0012%		
	Crosstalk	OPA2191 and OPA4191, at dc			150		dB
		OPA2191 and OPA4191, $f = 100\text{ kHz}$			130		dB
<b>OUTPUT</b>							
$V_O$	Voltage output swing from rail	Positive rail	No load		5	15	mV
			$R_L = 10\text{ k}\Omega$		50	110	
			$R_L = 2\text{ k}\Omega$		200	500	
		Negative rail	No load		5	15	
			$R_L = 10\text{ k}\Omega$		50	110	
			$R_L = 2\text{ k}\Omega$		200	500	
$I_{SC}$	Short-circuit current	$V_S = \pm 18\text{ V}$			$\pm 65$		mA
$C_L$	Capacitive load drive				See <a href="#">Typical Characteristics</a>		
$Z_O$	Open-loop output impedance	$f = 1\text{ MHz}$ , $I_O = 0\text{ A}$ , See <a href="#">Fig 31</a>			700		$\Omega$
<b>POWER SUPPLY</b>							
$I_Q$	Quiescent current per amplifier	$I_O = 0\text{ A}$			140	200	$\mu\text{A}$
						250	
<b>TEMPERATURE</b>							
	Thermal protection				180		$^\circ\text{C}$
	Thermal hysteresis				30		$^\circ\text{C}$



## 6.8 Electrical Characteristics: $V_S = \pm 2.25\text{ V}$ to $\pm 4\text{ V}$ ( $V_S = 4.5\text{ V}$ to $8\text{ V}$ )

at  $T_A = 25^\circ\text{C}$ ,  $V_{CM} = V_{OUT} = V_S / 2$ , and  $R_L = 10\text{ k}\Omega$  connected to  $V_S / 2$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
<b>OFFSET VOLTAGE</b>								
$V_{OS}$	Input offset voltage	$V_S = \pm 2.25\text{ V}$ , $V_{CM} = (V+) - 3\text{ V}$	$T_A = 0^\circ\text{C}$ to $85^\circ\text{C}$		$\pm 5$	$\pm 25$	$\mu\text{V}$	
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		$\pm 8$	$\pm 75$		
		$(V+) - 3.0\text{ V} < V_{CM} < (V+) - 1.5\text{ V}$			See <i>Common-Mode Voltage Range</i> section			
		$V_S = \pm 3\text{ V}$ , $V_{CM} = (V+) - 1.5\text{ V}$	$T_A = 0^\circ\text{C}$ to $85^\circ\text{C}$		$\pm 10$	$\pm 50$		
$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$			$\pm 25$	$\pm 150$				
$dV_{OS}/dT$	Input offset voltage drift	$V_S = \pm 2.25\text{ V}$ , $V_{CM} = (V+) - 3\text{ V}$ , D package only	$T_A = 0^\circ\text{C}$ to $85^\circ\text{C}$		$\pm 0.1$	$\pm 0.8$	$\mu\text{V}/^\circ\text{C}$	
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		$\pm 0.15$	$\pm 1.2$		
		$V_S = \pm 2.25\text{ V}$ , $V_{CM} = (V+) - 3\text{ V}$ , DGK and DBV packages only	$T_A = 0^\circ\text{C}$ to $85^\circ\text{C}$		$\pm 0.1$	$\pm 0.9$		
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		$\pm 0.15$	$\pm 1.3$		
$V_S = \pm 2.25\text{ V}$ , $V_{CM} = (V+) - 1.5\text{ V}$	$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		$\pm 0.5$					
	$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$ , $V_{CM} = V_S / 2 - 0.75\text{ V}$			$\pm 1$		$\mu\text{V}/\text{V}$		
<b>INPUT BIAS CURRENT</b>								
$I_B$	Input bias current				$\pm 5$	$\pm 20$	$\text{pA}$	
		$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$				$\pm 9$	$\text{nA}$	
$I_{OS}$	Input offset current				$\pm 2$	$\pm 20$	$\text{pA}$	
		$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$				$\pm 2$	$\text{nA}$	
<b>NOISE</b>								
$E_n$	Input voltage noise	$(V-) - 0.1\text{ V} < V_{CM} < (V+) - 3\text{ V}$	$f = 0.1\text{ Hz}$ to $10\text{ Hz}$		1.4		$\mu\text{V}_{PP}$	
		$(V+) - 1.5\text{ V} < V_{CM} < (V+) + 0.1\text{ V}$	$f = 0.1\text{ Hz}$ to $10\text{ Hz}$		7			
$e_n$	Input voltage noise density	$(V-) - 0.1\text{ V} < V_{CM} < (V+) - 3\text{ V}$	$f = 100\text{ Hz}$		18		$\text{nV}/\sqrt{\text{Hz}}$	
			$f = 1\text{ kHz}$		15			
		$(V+) - 1.5\text{ V} < V_{CM} < (V+) + 0.1\text{ V}$	$f = 100\text{ Hz}$		53			
			$f = 1\text{ kHz}$		24			
$i_n$	Input current noise density				1.5		$\text{fA}/\sqrt{\text{Hz}}$	
<b>INPUT VOLTAGE</b>								
$V_{CM}$	Common-mode voltage range			$(V-) - 0.1$		$(V+) + 0.1$	$\text{V}$	
CMRR	Common-mode rejection ratio	$V_S = \pm 2.25\text{ V}$ , $(V-) - 0.1\text{ V} < V_{CM} < (V+) - 3\text{ V}$			96	110	dB	
			$V_S = \pm 2.25\text{ V}$ , $(V-) < V_{CM} < (V+) - 3\text{ V}$	$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		90		104
		$V_S = \pm 2.25\text{ V}$ , $(V+) - 1.5\text{ V} < V_{CM} < (V+)$				96		120
			$(V+) - 3\text{ V} < V_{CM} < (V+) - 1.5\text{ V}$		$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$			84
				See <i>Typical Characteristics</i>				
<b>INPUT IMPEDANCE</b>								
$Z_{ID}$	Differential				100    1.6		$\text{M}\Omega$    $\text{pF}$	
$Z_{IC}$	Common-mode				1    6.4		$10^{13}\Omega$    $\text{pF}$	
<b>OPEN-LOOP GAIN</b>								
$A_{OL}$	Open-loop voltage gain	$V_S = \pm 2.25\text{ V}$ , $(V-) + 0.6\text{ V} < V_O < (V+) - 0.6\text{ V}$ , $R_L = 2\text{ k}\Omega$			110	120	dB	
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		100	114		
		$V_S = \pm 2.25\text{ V}$ , $(V-) + 0.3\text{ V} < V_O < (V+) - 0.3\text{ V}$ , $R_L = 10\text{ k}\Omega$			110	126		
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		106	120		

**OPA191, OPA2191, OPA4191**

ZHCSEE4A – DECEMBER 2015 – REVISED APRIL 2016

**Electrical Characteristics:  $V_S = \pm 2.25\text{ V}$  to  $\pm 4\text{ V}$  ( $V_S = 4.5\text{ V}$  to  $8\text{ V}$ ) (continued)**

at  $T_A = 25^\circ\text{C}$ ,  $V_{CM} = V_{OUT} = V_S / 2$ , and  $R_L = 10\text{ k}\Omega$  connected to  $V_S / 2$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
<b>FREQUENCY RESPONSE</b>							
GBW	Unity gain bandwidth				2.2		MHz
SR	Slew rate	$V_S = \pm 2.25\text{ V}$ , $G = 1$ , 1-V step	Rising		6.5		V/ $\mu\text{s}$
			Falling		5.5		
$t_{OR}$	Overload recovery time	$V_{IN} \times G = V_S$	From overload to negative rail		0.4		$\mu\text{s}$
			From overload to positive rail		1		
	Crosstalk	OPA2191 and OPA4191, at dc			150		dB
		OPA2191 and OPA4191, $f = 100\text{ kHz}$			130		dB
<b>OUTPUT</b>							
$V_O$	Voltage output swing from rail	Positive rail	No load		5	15	mV
			$R_L = 10\text{ k}\Omega$		15	110	
			$R_L = 2\text{ k}\Omega$		60	500	
		Negative rail	No load		5	15	
			$R_L = 10\text{ k}\Omega$		15	110	
			$R_L = 2\text{ k}\Omega$		60	500	
$I_{SC}$	Short-circuit current	$V_S = \pm 2.25\text{ V}$			$\pm 30$		mA
$C_L$	Capacitive load drive			See <a href="#">Typical Characteristics</a>			
$Z_O$	Open-loop output impedance	$f = 1\text{ MHz}$ , $I_O = 0\text{ A}$ , see <a href="#">Fig 31</a>			700		$\Omega$
<b>POWER SUPPLY</b>							
$I_Q$	Quiescent current per amplifier	$I_O = 0\text{ A}$			140	200	$\mu\text{A}$
				$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$		250	
<b>TEMPERATURE</b>							
	Thermal protection				180		$^\circ\text{C}$
	Thermal hysteresis				30		$^\circ\text{C}$

## 6.9 Typical Characteristics

表 1. Table of Graphs

DESCRIPTION	FIGURE
Offset Voltage Production Distribution	图 1, 图 2, 图 3, 图 4, 图 5, 图 6
Offset Voltage Drift Distribution	图 7, 图 8,
Offset Voltage vs Temperature	图 9, 图 10
Offset Voltage vs Common-Mode Voltage	图 11, 图 12
Offset Voltage vs Power Supply	图 13
Open-Loop Gain and Phase vs Frequency	图 14
Closed-Loop Gain and Phase vs Frequency	图 15
Input Bias Current vs Common-Mode Voltage	图 16
Input Bias Current vs Temperature	图 17
Output Voltage Swing vs Output Current (maximum supply)	图 18, 图 19
CMRR and PSRR vs Frequency	图 20
CMRR vs Temperature	图 21
PSRR vs Temperature	图 22
0.1-Hz to 10-Hz Noise	图 23
Input Voltage Noise Spectral Density vs Frequency	图 24
THD+N Ratio vs Frequency	图 25
THD+N vs Output Amplitude	图 26
Quiescent Current vs Supply Voltage	图 27
Quiescent Current vs Temperature	图 28
Open Loop Gain vs Temperature	图 29, 图 30
Open Loop Output Impedance vs Frequency	图 31
Small Signal Overshoot vs Capacitive Load (100-mV output step)	图 32, 图 33
No Phase Reversal	图 34
Overload Recovery	图 35
Small-Signal Step Response (100 mV)	图 36, 图 37
Large-Signal Step Response	图 38, 图 39
Settling Time	图 40, 图 41, 图 42, 图 43
Short-Circuit Current vs Temperature	图 44
Maximum Output Voltage vs Frequency	图 45
Propagation Delay Rising Edge	图 46
Propagation Delay Falling Edge	图 47

**OPA191, OPA2191, OPA4191**

ZHCSEE4A – DECEMBER 2015 – REVISED APRIL 2016

At  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 18\text{ V}$ ,  $V_{CM} = V_S / 2$ ,  $R_L = 10\text{ k}\Omega$  connected to  $V_S / 2$ , and  $C_L = 100\text{ pF}$ , unless otherwise noted.




图 1. Offset Voltage Production Distribution




图 2. Offset Voltage Production Distribution




图 3. Offset Voltage Production Distribution




图 4. Offset Voltage Production Distribution




图 5. Offset Voltage Production Distribution






图 6. Offset Voltage Production Distribution

At  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 18\text{ V}$ ,  $V_{CM} = V_S / 2$ ,  $R_L = 10\text{ k}\Omega$  connected to  $V_S / 2$ , and  $C_L = 100\text{ pF}$ , unless otherwise noted.



$T_A = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ , SOIC package

图 7. Offset Voltage Drift Distribution



$T_A = 0^\circ\text{C}$  to  $85^\circ\text{C}$ , SOIC package

图 8. Offset Voltage Drift Distribution




图 9. Offset Voltage vs Temperature




图 10. Offset Voltage vs Temperature




图 11. Offset Voltage vs Common-Mode Voltage




图 12. Offset Voltage vs Common-Mode Voltage in Transition Region

**OPA191, OPA2191, OPA4191**

ZHCSEE4A – DECEMBER 2015 – REVISED APRIL 2016

At  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 18\text{ V}$ ,  $V_{CM} = V_S / 2$ ,  $R_L = 10\text{ k}\Omega$  connected to  $V_S / 2$ , and  $C_L = 100\text{ pF}$ , unless otherwise noted.




图 13. Offset Voltage vs Power Supply




图 14. Open-Loop Gain and Phase vs Frequency




图 15. Closed-Loop Gain vs Frequency




图 16. Input Bias Current vs Common-Mode Voltage




图 17. Input Bias Current vs Temperature




图 18. Output Voltage Swing vs Output Current

At  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 18\text{ V}$ ,  $V_{CM} = V_S / 2$ ,  $R_L = 10\text{ k}\Omega$  connected to  $V_S / 2$ , and  $C_L = 100\text{ pF}$ , unless otherwise noted.




图 19. Output Voltage Swing vs Output Current




图 20. CMRR and PSRR vs Frequency




图 21. CMRR vs Temperature




图 22. PSRR vs Temperature




图 23. 0.1-Hz to 10-Hz Noise




图 24. Input Voltage Noise Spectral Density vs Frequency

At  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 18\text{ V}$ ,  $V_{CM} = V_S / 2$ ,  $R_L = 10\text{ k}\Omega$  connected to  $V_S / 2$ , and  $C_L = 100\text{ pF}$ , unless otherwise noted.




图 25. THD+N vs Frequency




图 26. THD+N vs Output Amplitude




图 27. Quiescent Current vs Supply Voltage




图 28. Quiescent Current vs Temperature




图 29. Open-Loop Gain vs Temperature




图 30. Open-Loop Gain vs Temperature



At  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 18\text{ V}$ ,  $V_{CM} = V_S / 2$ ,  $R_L = 10\text{ k}\Omega$  connected to  $V_S / 2$ , and  $C_L = 100\text{ pF}$ , unless otherwise noted.




图 31. Open-Loop Output Impedance vs Frequency




图 32. Small-Signal Overshoot vs Capacitive Load (100-mV Output Step)




图 33. Small-Signal Overshoot vs Capacitive Load




图 34. No Phase Reversal




图 35. Overload Recovery





图 36. Small-Signal Step Response

**OPA191, OPA2191, OPA4191**


ZHCSEE4A – DECEMBER 2015 – REVISED APRIL 2016

At  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 18\text{ V}$ ,  $V_{CM} = V_S / 2$ ,  $R_L = 10\text{ k}\Omega$  connected to  $V_S / 2$ , and  $C_L = 100\text{ pF}$ , unless otherwise noted.




$G = -1$ ,  $R_L = 1\text{ k}\Omega$ ,  $C_L = 10\text{ pF}$

**图 37. Small-Signal Step Response**




$G = 1$ ,  $C_L = 10\text{ pF}$

**图 38. Large-Signal Step Response**




$G = -1$ ,  $R_L = 1\text{ k}\Omega$ ,  $C_L = 10\text{ pF}$

**图 39. Large-Signal Step Response**




Gain = 1, 2-V step, rising, step applied at  $t = 0\ \mu\text{s}$  on all four plots

**图 40. 0.01% Settling Time**



Gain = 1, 2-V step, falling, step applied at  $t = 0\ \mu\text{s}$


**图 41. 0.01% Settling Time**



Gain = 1, 5-V step, rising, step applied at  $t = 0\ \mu\text{s}$

**图 42. 0.01% Settling Time**

At  $T_A = 25^\circ\text{C}$ ,  $V_S = \pm 18\text{ V}$ ,  $V_{CM} = V_S / 2$ ,  $R_L = 10\text{ k}\Omega$  connected to  $V_S / 2$ , and  $C_L = 100\text{ pF}$ , unless otherwise noted.



Gain = 1, 5-V step, falling, step applied at  $t = 0\ \mu\text{s}$

图 43. 0.01% Settling Time




图 44. Short-Circuit Current vs Temperature




图 45. Maximum Output Voltage vs Frequency




图 46. Propagation Delay Rising Edge




图 47. Propagation Delay Falling Edge

## 7 Parameter Measurement Information

### 7.1 Input Offset Voltage Drift

The OPAx191 family of operational amplifiers is manufactured using TI’s *e-trim* technology. The *e-trim* technology is a TI proprietary method of trimming internal device parameters during either wafer probing or final testing. Each amplifier input offset voltage and input offset voltage drift is trimmed in production, thereby minimizing errors associated with input offset voltage and input offset voltage drift. When trimming input offset voltage drift, the systematic or linear drift error on each device is trimmed to zero. 图 48 illustrates this concept.




图 48. Input Offset Before and After Drift Trim

A common method of specifying input offset voltage drift is the *box method*. The box method estimates a maximum input offset drift by bounding an offset voltage versus temperature curve with a box and using the corners of this bounding box to determine the drift. The slope of the line connecting the diagonal corners of the box corresponds to the input offset voltage drift. 图 49 illustrates the box method concept. The box method works particularly well when the input offset drift is dominated by the linear component of drift, but because the OPA191 family uses TI’s *e-trim* technology to remove the linear component input offset voltage drift, the box method is not a particularly useful method of accurately performing an error analysis. Shown in 图 49 are 30 typical units of OPAx191 with the box method superimposed for illustrative purposes. The boundaries of the box are determined by the specified temperature range along the x-axis and the maximum specified input offset voltage across that same temperature range along the y-axis. Using the box method predicts an input offset voltage drift of 0.9  $\mu\text{V}/^\circ\text{C}$ . As shown in 图 49, the slopes of the actual input offset voltage versus temperature are much less than that predicted by the box method. The box method predicts a pessimistic value for the maximum input offset voltage drift and is not recommended when performing an error analysis.




图 49. The Box Method

## Input Offset Voltage Drift (接下页)

Instead of the box method, a convenient way to illustrate input offset drift is to compute the slopes of the input offset voltage versus temperature curve. This is the same as computing the input offset drift at each point along the input offset voltage versus temperature curve. The results for the OPAx191 family are illustrated in 图 50.




图 50. Input Offset Voltage Drift vs Temperature (SOIC Package)

As illustrated in 图 50, the input offset drift is typically less than  $\pm 0.3 \mu\text{V}/^\circ\text{C}$  over the range from  $-40^\circ\text{C}$  to  $+125^\circ\text{C}$ . When performing an error analysis over the full specified temperature range, use the typical and maximum values for input offset voltage drift as described in the *Electrical Characteristics* tables. If a reduced temperature range is applicable, use the information illustrated in 图 50 when performing an error analysis. To determine the change in input offset voltage, use 公式 1:

$$\Delta V_{OS} = \Delta T \times dV_{OS}/dT$$

where

- $\Delta V_{OS}$  = Change in input offset voltage
- $\Delta T$  = Change in temperature
- $dV_{OS}/dT$  = Input offset voltage drift

(1)

For example, determine the amount of OPA191ID input offset voltage change over the temperature range of  $25^\circ\text{C}$  to  $75^\circ\text{C}$  for  $1 \sigma$  (68%) of the units. As shown in 图 50, the input offset drift is typically  $0.25 \mu\text{V}/^\circ\text{C}$ . This input offset drift results in a typical input offset voltage change of  $(75^\circ\text{C} - 25^\circ\text{C}) \times 0.25 \mu\text{V}/^\circ\text{C} = 12.5 \mu\text{V}$ .

For  $3 \sigma$  (99.7%) of the units, 图 50 shows a typical input offset drift of approximately  $0.75 \mu\text{V}/^\circ\text{C}$ . This input offset drift results in a typical input offset voltage change of  $(75^\circ\text{C} - 25^\circ\text{C}) \times 0.75 \mu\text{V}/^\circ\text{C} = 37.5 \mu\text{V}$ .


## 8 Detailed Description

### 8.1 Overview

The OPAx191 family of operational amplifiers use *e-trim*, a method of package-level trim for offset and offset temperature drift implemented during the final steps of manufacturing after the plastic molding process. This method minimizes the influence of inherent input transistor mismatch, as well as errors induced during package molding. The trim communication occurs on the output pin of the standard pinout, and after the trim points are set, further communication to the trim structure is permanently disabled. The *Functional Block Diagram* section shows the simplified diagram of the OPA191 with e-trim.

Unlike previous e-trim op amps, the OPAx191 uses a patented two-temperature trim architecture to achieve a very low offset voltage and low voltage offset drift over the full specified temperature range. This level of precision performance at wide supply voltages makes these amplifiers useful for high-impedance industrial sensors, filters, and high-voltage data acquisition.


### 8.2 Functional Block Diagram




### 8.3 Feature Description

#### 8.3.1 Input Protection Circuitry

The OPAx191 uses a unique input architecture to eliminate the need for input protection diodes but still provides robust input protection under transient conditions. Conventional input diode protection schemes shown in [图 51](#) can be activated by fast transient step responses and can introduce signal distortion and settling time delays because of alternate current paths, as shown in [图 52](#). For low-gain circuits, these fast-ramping input signals forward-bias back-to-back diodes that cause an increase in input current, resulting in extended settling time.



**图 51. OPA191 Input Protection Does Not Limit Differential Input Capability**




**图 52. Back-to-Back Diodes Create Settling Issues**

The OPAx191 family of operational amplifiers provides a true high-impedance differential input capability for high-voltage applications. This patented input protection architecture does not introduce additional signal distortion or delayed settling time, making the device an optimal op amp for multichannel, high-switched, input applications. The OPA191 can tolerate a maximum differential swing (voltage between inverting and noninverting pins of the op amp) of up to 36 V, making the device suitable for use as a comparator or in applications with fast-ramping input signals such as multiplexed data-acquisition systems (see [图 64](#)).

Feature Description (接下页)

8.3.2 EMI Rejection

The OPAx191 uses integrated electromagnetic interference (EMI) filtering to reduce the effects of EMI from sources such as wireless communications and densely-populated boards with a mix of analog signal chain and digital components. EMI immunity can be improved with circuit design techniques; the OPAx191 benefits from these design improvements. Texas Instruments has developed the ability to accurately measure and quantify the immunity of an operational amplifier over a broad frequency spectrum extending from 10 MHz to 6 GHz. 图 53 shows the results of this testing on the OPAx191. 表 2 shows the EMIRR IN+ values for the OPAx191 at particular frequencies commonly encountered in real-world applications. Applications listed in 表 2 may be centered on or operated near the particular frequency shown. Detailed information can also be found in the application report *EMI Rejection Ratio of Operational Amplifiers*, [SBOA128](#), available for download from [www.ti.com](http://www.ti.com).



$$P_{RF} = -10 \text{ dBm}, V_S = \pm 15 \text{ V}, V_{CM} = 0 \text{ V}$$

图 53. EMIRR Testing

表 2. OPA191 EMIRR IN+ For Frequencies of Interest

FREQUENCY	APPLICATION OR ALLOCATION	EMIRR IN+
400 MHz	Mobile radio, mobile satellite, space operation, weather, radar, ultra-high frequency (UHF) applications	36 dB
900 MHz	Global system for mobile communications (GSM) applications, radio communication, navigation, GPS (to 1.6 GHz), GSM, aeronautical mobile, UHF applications	45 dB
1.8 GHz	GSM applications, mobile personal communications, broadband, satellite, L-band (1 GHz to 2 GHz)	57 dB
2.4 GHz	802.11b, 802.11g, 802.11n, Bluetooth®, mobile personal communications, industrial, scientific and medical (ISM) radio band, amateur radio and satellite, S-band (2 GHz to 4 GHz)	62 dB
3.6 GHz	Radiolocation, aero communication and navigation, satellite, mobile, S-band	76 dB
5.0 GHz	802.11a, 802.11n, aero communication and navigation, mobile communication, space and satellite operation, C-band (4 GHz to 8 GHz)	86 dB



### 8.3.3 Phase Reversal Protection

The OPAx191 family has internal phase-reversal protection. Many op amps exhibit phase reversal when the input is driven beyond the linear common-mode range. This condition is most often encountered in noninverting circuits when the input is driven beyond the specified common-mode voltage range, causing the output to reverse into the opposite rail. The OPAx191 is a rail-to-rail input op amp, and therefore the common-mode range can extend up to the rails. Input signals beyond the rails do not cause phase reversal; instead, the output limits into the appropriate rail. This performance is shown in [Figure 54](#).




图 54. No Phase Reversal

### 8.3.4 Thermal Protection


The internal power dissipation of any amplifier causes the internal (junction) temperature to rise. This phenomenon is called *self heating*. The OPAx191 has a thermal protection feature that prevents damage from self heating.

This thermal protection works by monitoring the temperature of the output stage and turning off the op amp output drive for temperatures above approximately 180°C. Thermal protection forces the output to a high-impedance state. The OPAx191 is also designed with approximately 30°C of thermal hysteresis. Thermal hysteresis prevents the output stage from cycling in and out of the high-impedance state. The OPAx191 returns to normal operation when the output stage temperature falls below approximately 150°C.

The absolute maximum junction temperature of the OPAx191 is 150°C. Exceeding the limits shown in the [Absolute Maximum Ratings](#) table may cause damage to the device. Thermal protection triggers at 180°C because of unit-to-unit variance, but does not interfere with device operation up to the absolute maximum ratings. This thermal protection is not designed to prevent this device from exceeding absolute maximum ratings, but rather from excessive thermal overload.


### 8.3.5 Capacitive Load and Stability

The OPAx191 features a patented output stage capable of driving large capacitive loads, and in a unity-gain configuration, directly drives up to 1 nF of pure capacitive load. Increasing the gain enhances the ability of the amplifier to drive greater capacitive loads; see [Figure 55](#). The particular op amp circuit configuration, layout, gain, and output loading are some of the factors to consider when establishing whether an amplifier will be stable in operation.



**图 55. Transient Response with a Purely Capacitive Load of 1 nF**

Like many low-power amplifiers, some ringing can occur even with capacitive loads less than 100 pF. In unity-gain configurations with no or very light dc loads, place an RC snubber circuit at the OPAx191 output to reduce any possibility of ringing in lightly-loaded applications. [Figure 56](#) illustrates the recommended RC snubber circuit.



**图 56. RC Snubber Circuit for Lightly-Loaded Applications in Unity Gain**

For additional drive capability in unity-gain configurations, improve capacitive load drive by inserting a small, 10-Ω to 20-Ω resistor ( $R_{ISO}$ ) in series with the output, as shown in [图 57](#). This resistor significantly reduces ringing while maintaining dc performance for purely capacitive loads. However, if there is a resistive load in parallel with the capacitive load, a voltage divider is created, introducing a gain error at the output and slightly reducing the output swing. The error introduced is proportional to the ratio  $R_{ISO} / R_L$ , and is generally negligible at low output levels. A high capacitive load drive makes the OPA191 well suited for applications such as reference buffers, MOSFET gate drives, and cable-shield drives. The circuit shown in [图 57](#) uses  $R_{ISO}$  to stabilize the output of an op amp.  $R_{ISO}$  modifies the open-loop gain of the system for increased phase margin. Results using the OPA191 are summarized in [表 3](#). For additional information on techniques to optimize and design using this circuit, TI Precision Design [TIDU032](#) details complete design goals, simulation, and test results.





图 57. Extending Capacitive Load Drive With the OPA191

表 3. OPA191 Capacitive Load Drive Solution Using Isolation Resistor Comparison of Calculated and Measured Results

PARAMETER	VALUE									
	100 pF	1000 pF		0.01 μF		0.1 μF		1 μF		
Phase Margin	45°	45°	60°	45°	60°	45°	60°	45°	60°	
$R_{ISO}$ (Ω)	280	113	432	68	210	17.8	53.6	3.6	10	
Measured Overshoot (%)	23	23	8	23	8	23	8	23	8	


### 8.3.6 Common-Mode Voltage Range

The OPAx191 is a 36-V, true rail-to-rail input operational amplifier with an input common-mode range that extends 100 mV beyond either supply rail. This wide range is achieved with paralleled complementary N-channel and P-channel differential input pairs, as shown in [Figure 58](#). The N-channel pair is active for input voltages close to the positive rail, typically  $(V+) - 3\text{ V}$  to 100 mV above the positive supply. The P-channel pair is active for inputs from 100 mV below the negative supply to approximately  $(V+) - 1.5\text{ V}$ . There is a small transition region, typically  $(V+) - 3\text{ V}$  to  $(V+) - 1.5\text{ V}$  in which both input pairs are active. This transition region varies modestly with process variation. Within this region PSRR, CMRR, offset voltage, offset drift, noise, and THD performance are degraded compared to operation outside this region.



**图 58. Rail-to-Rail Input Stage**

To achieve the best performance for two-stage rail-to-rail input amplifiers, avoid the transition region when possible. The OPAx191 uses a precision trim for both the N-channel and P-channel regions. This technique enables significantly lower levels of offset than previous-generation devices, causing variance in the transition region of the input stages to appear exaggerated relative to offset over the full common-mode range, as shown in [Figure 59](#).



**图 59. Common-Mode Transition vs Standard Rail-to-Rail Amplifiers**

### 8.3.7 Electrical Overstress

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress (EOS). These questions tend to focus on the device inputs, but may involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

Having a good understanding of this basic ESD circuitry and its relevance to an electrical overstress event is helpful. See [Figure 60](#) for an illustration of the ESD circuits contained in the OPAx191 (indicated by the dashed line area). The ESD protection circuitry involves several current-steering diodes connected from the input and output pins and routed back to the internal power-supply lines, where the diodes meet at an absorption device or the power-supply ESD cell, internal to the operational amplifier. This protection circuitry is intended to remain inactive during normal circuit operation.




图 60. Equivalent Internal ESD Circuitry Relative to a Typical Circuit Application

An ESD event is very high voltage for a very short duration (for example, 1 kV for 100 ns); whereas, an EOS event is lower voltage for a longer duration (for example, 50 V for 100 ms). The ESD diodes are designed for out-of-circuit ESD protection (that is, during assembly, test, and storage of the device before being soldered to the PCB). During an ESD event, the ESD signal is passed through the ESD steering diodes to an absorption circuit labeled ESD power-supply circuit. The ESD absorption circuit clamps the supplies to a safe level.

Although this behavior is necessary for out-of-circuit protection, excessive current and damage is caused if activated in-circuit. A transient voltage suppressor (TVS) can be used to prevent against damage caused by turning on the ESD absorption circuit during an in-circuit ESD event. Using the appropriate current limiting resistors and TVS diodes allows for the use of device ESD diodes to protect against EOS events.

### **8.3.8 Overload Recovery**

Overload recovery is defined as the time required for the op amp output to recover from a saturated state to a linear state. The output devices of the op amp enter a saturation region when the output voltage exceeds the rated operating voltage, either due to the high input voltage or the high gain. After the device enters the saturation region, the charge carriers in the output devices require time to return back to the linear state. After the charge carriers return back to the linear state, the device begins to slew at the specified slew rate. Thus, the propagation delay in case of an overload condition is the sum of the overload recovery time and the slew time.

## **8.4 Device Functional Modes**

The OPAx191 has a single functional mode and is operational when the power-supply voltage is greater than 4.5 V ( $\pm 2.25$  V). The maximum power supply voltage for the OPAx191 is 36 V ( $\pm 18$  V).

## 9 Application and Implementation

### 注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

The OPAx191 family offers outstanding dc precision and ac performance. These devices operate up to 36-V supply rails and offer true rail-to-rail input/output, ultralow offset voltage and offset voltage drift, as well as 2-MHz bandwidth and high capacitive load drive. These features make the OPAx191 a robust, high-performance operational amplifier for high-voltage industrial applications.

### 9.2 Typical Applications

#### 9.2.1 Low-side Current Measurement

图 61 shows the OPA191 configured in a low-side current sensing application. For a full analysis of the circuit shown in 图 61 including theory, calculations, simulations, and measured data see the 0-1A, single-supply, low-side, current sensing solution TIPD129.




图 61. OPA191 in a Low-Side, Current-Sensing Application

#### 9.2.1.1 Design Requirements

The design requirements for this design are:

- Load current: 0 A to 1 A
- Output voltage: 4.9 V
- Maximum shunt voltage: 100 mV

**Typical Applications (接下页)**

**9.2.1.2 Detailed Design Procedure**

The transfer function of the circuit in 图 61 is given in 公式 2

$$V_{OUT} = I_{LOAD} \times R_{SHUNT} \times Gain \tag{2}$$

The load current ( $I_{LOAD}$ ) produces a voltage drop across the shunt resistor ( $R_{SHUNT}$ ). The load current is set from 0 A to 1 A. To keep the shunt voltage below 100 mV at maximum load current, the largest shunt resistor is defined using 公式 3.

$$R_{SHUNT} = \frac{V_{SHUNT\_MAX}}{I_{LOAD\_MAX}} = \frac{100mV}{1A} = 100m\Omega \tag{3}$$

Using 公式 3,  $R_{SHUNT}$  is calculated to be 100 mΩ. The voltage drop produced by  $I_{LOAD}$  and  $R_{SHUNT}$  is amplified by the OPA191 to produce an output voltage of 0 V to 4.9 V. The gain needed by the OPA191 to produce the necessary output voltage is calculated using 公式 4:



$$Gain = \frac{(V_{OUT\_MAX} - V_{OUT\_MIN})}{(V_{IN\_MAX} - V_{IN\_MIN})} \tag{4}$$

Using 公式 4, the required gain is calculated to be 49 V/V, which is set with resistors  $R_F$  and  $R_G$ . 公式 5 is used to size the resistors,  $R_F$  and  $R_G$ , to set the gain of the OPA191 to 49 V/V.

$$Gain = 1 + \frac{(R_F)}{(R_G)} \tag{5}$$

Choosing  $R_F$  as 360 kΩ,  $R_G$  is calculated to be 7.5 kΩ.  $R_F$  and  $R_G$  were chosen as 360 kΩ and 7.5 kΩ because they are standard value resistors that create a 49:1 ratio. Other resistors that create a 49:1 ratio can also be used. Figure 2 shows the measured transfer function of the circuit shown in 图 61.

**9.2.1.3 Application Curves**





## Typical Applications (接下页)

### 9.2.2 16-Bit Precision Multiplexed Data-Acquisition System

图 64 shows a 16-bit, differential, 4-channel, multiplexed, data-acquisition system. This example is typical in industrial applications that require low distortion and a high-voltage differential input. The circuit uses the ADS8864, a 16-bit, 400-kSPS successive-approximation-resistor (SAR), analog-to-digital converter (ADC), along with a precision, high-voltage, signal-conditioning front-end, and a 4-channel differential multiplexer (mux). This application example shows the process for optimizing the precision, high-voltage, front-end drive circuit using the OPA191 and OPA140 to achieve excellent dynamic performance and linearity with the ADS8864. The full TI Precision Design can be found in TIDU181.




图 64. OPA191 in 16-Bit, 400-kSPS, 4-Channel, Multiplexed Data Acquisition System for High-Voltage Inputs With Lowest Distortion

#### 9.2.2.1 Design Requirements

The primary objective is to design a  $\pm 20\text{-V}$ , differential, 4-channel, multiplexed, data acquisition system with lowest distortion using the 16-bit ADS8864 at a throughput of 400 kSPS for a 10-kHz, full-scale, pure sine-wave input. The design requirements for this block design are:

- System supply voltage:  $\pm 15\text{ V}$
- ADC supply voltage: 3.3 V
- ADC sampling rate: 400 kSPS
- ADC reference voltage (REFP): 4.096 V
- System input signal: A high-voltage differential input signal with a peak amplitude of 10 V and frequency ( $f_{IN}$ ) of 10 kHz are applied to each differential input of the mux.

#### 9.2.2.2 Detailed Design Procedure

The purpose of this application example is to design an optimal, high-voltage, multiplexed, data-acquisition system for highest system linearity and fast settling. The overall system block diagram is shown in 图 64. The circuit is a multichannel, data-acquisition, signal chain consisting of an input low-pass filter, multiplexer (mux), mux output buffer, attenuating SAR ADC driver, digital counter for the mux, and the reference driver. The architecture allows fast sampling of multiple channels using a single ADC, providing a low-cost solution. The two

## Typical Applications (接下页)

primary design considerations to maximize the performance of a precision, multiplexed, data-acquisition system are the mux input analog front-end and the high-voltage, level translation, SAR ADC driver design. However, carefully design each analog circuit block based on the ADC performance specifications in order to achieve the fastest settling at 16-bit resolution and lowest distortion system. 图 64 includes the most important specifications for each individual analog block.

This design systematically approaches each analog circuit block to achieve a 16-bit settling for a full-scale input stage voltage and linearity for a 10-kHz sinusoidal input signal at each input channel. The first step in the design is to understand the requirement for an extremely-low-impedance input-filter design for the mux. This understanding helps in the decision of an appropriate input filter and selection of a mux to meet the system settling requirements. The next important step is the design of the attenuating analog front-end (AFE) used to level translate the high-voltage input signal to a low-voltage ADC input while maintaining the amplifier stability. Then, the next step is to design a digital interface to switch the mux input channels with minimum delay. The final design challenge is to design a high-precision, reference-driver circuit that provides the required REFP reference voltage with low offset, drift, and noise contributions.

### 9.2.3 Slew Rate Limit for Input Protection

In control systems for valves or motors, abrupt changes in voltages or currents can cause mechanical damages. By controlling the slew rate of the command voltages into the drive circuits, the load voltages ramps up and down at a safe rate. For symmetrical slew-rate applications (positive slew rate equals negative slew rate), one additional op amp provides slew-rate control for a given analog gain stage. The unique input protection and high output current and slew rate of the OPAx191 make the device an optimal amplifier to achieve slew rate control for both dual- and single-supply systems.图 65 shows the OPA191 in a slew-rate limit design.




图 65. Slew Rate Limiter Uses One Op Amp

For step-by-step design procedure, circuit schematics, bill of materials, PCB files, simulation results, and test results, refer to [TI Precision Design TIDU026, Slew Rate Limiter Uses One Op Amp](#).

## 10 Power-Supply Recommendations

The OPAx191 is specified for operation from 4.5 V to 36 V ( $\pm 2.25$  V to  $\pm 18$  V); many specifications apply from  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ . Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the [Typical Characteristics](#).

### CAUTION

Supply voltages larger than 40 V can permanently damage the device; see the [Absolute Maximum Ratings](#).

Place 0.1- $\mu\text{F}$  bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, refer to the [Layout](#) section.

## 11 Layout

### 11.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Connect low-ESR, 0.1- $\mu\text{F}$  ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single-supply applications.
  - Noise can propagate into analog circuitry through the power pins of the circuit as a whole and op amp itself. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
- Make sure to physically separate digital and analog grounds paying attention to the flow of the ground current. Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. For more detailed information refer to *Circuit Board Layout Techniques*, [SLOA089](#).
- In order to reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. As shown in [Figure 67](#), keeping RF and RG close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.
- Clean the PCB following board assembly for best performance.
- Any precision integrated circuit may experience performance shifts due to moisture ingress into the plastic package. After any aqueous PCB cleaning process, bake the PCB assembly to remove moisture introduced into the device packaging during the cleaning process. A low-temperature, post-cleaning bake at  $85^{\circ}\text{C}$  for 30 minutes is sufficient for most circumstances.

### 11.2 Layout Example




图 66. Schematic Representation




图 67. Operational Amplifier Board Layout for Noninverting Configuration

## 12 器件和文档支持

### 12.1 器件支持

#### 12.1.1 开发支持

##### 12.1.1.1 TINA-TI™ (免费软件下载)

TINA™是一款简单、功能强大且易于使用的电路仿真程序，此程序基于 SPICE 引擎。TINA-TI 是 TINA 软件的一款免费全功能版本，除了一系列无源和有源模型外，此版本软件还预先载入了一个宏模型库。TINA-TI 提供所有传统的 SPICE 直流、瞬态和频域分析，以及其他设计功能。

TINA-TI 可从 Analog eLab Design Center (模拟电子实验室设计中心) [免费下载](#)，它提供全面的后续处理能力，使得用户能够以多种方式形成结果。虚拟仪器提供选择输入波形和探测电路节点、电压和波形的功能，从而创建一个动态的快速入门工具。

#### 注

这些文件需要安装 TINA 软件 (由 DesignSoft™提供) 或者 TINA-TI 软件。请从 [TINA-TI](#) 文件夹中下载免费的 TINA-TI 软件 (网址为 <http://www.ti.com.cn/tool/cn/tina-ti>)。

##### 12.1.1.2 TI 高精度设计

TI 高精度设计 (请访问 <http://www.ti.com.cn/ww/analog/precision-designs/> 获取) 是由 TI 公司高精度模拟应用专家创建的模拟解决方案，提供了许多实用电路的工作原理、组件选择、仿真、完整 PCB 电路原理图和布局布线、物料清单以及性能测量结果。

### 12.2 文档支持

#### 12.2.1 相关文档

- 《电路板布局布线技巧》，[SLOA089](#)。
- 《适用于所有人的运算放大器》，[SLOD006](#)。

#### 12.3 相关链接

**表 4** 列出了快速访问链接。范围包括技术文档、支持与社区资源、工具和软件，并且可以快速访问样片或购买链接。

**表 4. 相关链接**

器件	产品文件夹	样片与购买	技术文档	工具与软件	支持与社区
OPA191	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>
OPA2191	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>
OPA4191	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>	<a href="#">请单击此处</a>

#### 12.4 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community.** Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.5 商标

E2E is a trademark of Texas Instruments.

TINA-TI is a trademark of Texas Instruments, Inc and DesignSoft, Inc.

## 12.5 商标 (接下页)

Bluetooth is a registered trademark of Bluetooth SIG, Inc.  
TINA, DesignSoft are trademarks of DesignSoft, Inc.  
All other trademarks are the property of their respective owners.

## 12.6 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

## 12.7 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 13 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

# PACKAGE OPTION ADDENDUM

28-Sep-2021

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
OPA191ID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA191	<a href="#">Samples</a>
OPA191IDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ZAMV	<a href="#">Samples</a>
OPA191IDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ZAMV	<a href="#">Samples</a>
OPA191IDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ZANV	<a href="#">Samples</a>
OPA191IDGKT	ACTIVE	VSSOP	DGK	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ZANV	<a href="#">Samples</a>
OPA191IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA191	<a href="#">Samples</a>
OPA2191ID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2191	<a href="#">Samples</a>
OPA2191IDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2191	<a href="#">Samples</a>
OPA2191IDGKT	ACTIVE	VSSOP	DGK	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2191	<a href="#">Samples</a>
OPA2191IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	2191	<a href="#">Samples</a>
OPA4191ID	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	OPA4191	<a href="#">Samples</a>
OPA4191IDR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	OPA4191	<a href="#">Samples</a>
OPA4191IPWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA4191	<a href="#">Samples</a>
OPA4191IPWT	ACTIVE	TSSOP	PW	14	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA4191	<a href="#">Samples</a>
OPA4191IRUMR	ACTIVE	WQFN	RUM	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	OPA 4191	<a href="#">Samples</a>
OPA4191IRUMT	ACTIVE	WQFN	RUM	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	OPA 4191	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of  $\leq 1000$ ppm threshold. Antimony trioxide based flame retardants must also meet the  $\leq 1000$ ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## TAPE AND REEL INFORMATION



### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA191IDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
OPA191IDBVT	SOT-23	DBV	5	250	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
OPA191IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA191IDGKT	VSSOP	DGK	8	250	177.8	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA191IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA2191IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2191IDGKT	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2191IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA4191IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
OPA4191IPWT	TSSOP	PW	14	250	180.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
OPA4191IRUMR	WQFN	RUM	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
OPA4191IRUMT	WQFN	RUM	16	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

# PACKAGE MATERIALS INFORMATION

13-Aug-2021

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA191IDBVR	SOT-23	DBV	5	3000	213.0	191.0	35.0
OPA191IDBVT	SOT-23	DBV	5	250	223.0	270.0	35.0
OPA191IDGKR	VSSOP	DGK	8	2500	346.0	346.0	29.0
OPA191IDGKT	VSSOP	DGK	8	250	213.0	191.0	35.0
OPA191IDR	SOIC	D	8	2500	853.0	449.0	35.0
OPA2191IDGKR	VSSOP	DGK	8	2500	853.0	449.0	35.0
OPA2191IDGKT	VSSOP	DGK	8	250	210.0	185.0	35.0
OPA2191IDR	SOIC	D	8	2500	853.0	449.0	35.0
OPA4191IDR	SOIC	D	14	2500	853.0	449.0	35.0
OPA4191IPWT	TSSOP	PW	14	250	210.0	185.0	35.0
OPA4191IRUMR	WQFN	RUM	16	3000	367.0	367.0	35.0
OPA4191IRUMT	WQFN	RUM	16	250	210.0	185.0	35.0




DBV0005A

# PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



4214839/F 06/2021

## NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.

# EXAMPLE BOARD LAYOUT


DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS

4214839/F 06/2021

NOTES: (continued)


- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:15X


4214839/F 06/2021

NOTES: (continued)


7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE




- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
  - Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
  - Falls within JEDEC MO-187 variation AA, except interlead flash.



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
  - D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
  - E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



4040064-3/G 02/11

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  -  C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
  -  D. Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
  - E. Falls within JEDEC MO-153

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



4211284-2/G 08/15

- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## GENERIC PACKAGE VIEW


**RUM 16**

**WQFN - 0.8 mm max height**

4 x 4, 0.65 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD


This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.




4224843/A

RUM (S-PQFP-N16)

PLASTIC QUAD FLATPACK




4209092/A 10/2007

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. QFN (Quad Flatpack No-Lead) package configuration.
  -  The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
  - E. Package complies to JEDEC MO-220 variation WGGC-3.



RUM (S-PWQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Publication IPC-7351 is recommended for alternate designs.
  - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at [www.ti.com](http://www.ti.com) <<http://www.ti.com>>.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - Customers should contact their board fabrication site for solder mask tolerances.



D0008A

# PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:

- Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed  $.006$  [0.15] per side.
- This dimension does not include interlead flash.
- Reference JEDEC registration MS-012, variation AA.



# EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.125 MM] THICK STENCIL  
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## 重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2021，德州仪器 (TI) 公司