GENERAL DESCRIPTION

The SP809 is a low power microprocessor (μ P) supervisory circuit used to monitor power supplies in μ P and digital systems.

It provides applications with benefits of circuit reliability and low cost by eliminating external components. If the VCC supply voltage falls below preset threshold then a reset signal is asserted for at least 140ms after V_{CC} has risen above the reset threshold.

The SP809 was designed with a reset comparator to help identify invalid signals, which last less than 140ms. Low supply current (1 μ A) makes SP809 ideal for portable equipment.

The SP809 is available in a 3 pin SOT-23 package.

Part Number	Output Type
SP809N	Open Drain Active Low
SP809	Push-Pull Low

APPLICATIONS

- Portable Electronic Devices
- Electrical Power Meters
- Digital Still Cameras
- µP Power Monitoring

FEATURES

- Ultra Low Supply Current 1µA (typ)
- Guaranteed Reset valid to V_{cc} = 0.9V
- 140ms Power-On Reset Pulse Width
- Internally Fixed Threshold
 2.3V, 2.6V, 2.9V, 3.1V, 4.4V, 4.6V
- 1.5% Voltage Threshold Tolerance
- 3 Pin SOT-23 Package

TYPICAL APPLICATION DIAGRAM




Fig. 1: SP809 Application Diagram

ABSOLUTE MAXIMUM RATINGS

These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

V _{cc} 0.3V to	6.5V
RESET, RESET0.3V to V _{cc} +	-0.3V
Output Current (RESET)	20mA
Power Dissipation (T _A =70°C)	0mW
Junction Temperature 1	25°C
Storage Temperature65°C to 1	.50°C

OPERATING RATINGS

Input Voltage Range	V _{cc}	0.9V to 6V
Junction Temperatur	e Range	40°C to 85°C

ELECTRICAL SPECIFICATIONS

Specifications with standard type are for an Operating Temperature of $T_A = 25\,^{\circ}\text{C}$ only; limits applying over the full Operating Temperature range are denoted by a "•". Minimum and Maximum limits are guaranteed through test, design, or statistical correlation. Typical values represent the most likely parametric norm at $T_A = 25\,^{\circ}\text{C}$, and are provided for reference purposes only. Unless otherwise indicated, $T_A = 25\,^{\circ}\text{C}$.

Parameter	Min.	Тур.	Max.	Units		Conditions
Operating Voltage Range V _{cc}	0.9		6.0	V		
Supply Current I _{cc}		1.0	3.0	μA		$V_{CC}=V_{TH}+0.1V$
	2.265	2.3	2.335			T _A =+25°C
	2.254		2.346		•	T _A =-40°C to 85°C
	2.561	2.6	2.639			T _A =+25°C
	2.548		2.652		•	$T_A=-40$ °C to 85°C
	2.857	2.9	2.944			T _A =+25°C
	2.842		2.958	.,	•	T _A =-40°C to 85°C
Reset Threshold V_{TH}	3.054	3.1	3.147	V		T _A =+25°C
	3.038		3.162		•	T _A =-40°C to 85°C
	4.334	4.4	4.466			T _A =+25°C
	4.312		4.488		•	T _A =-40°C to 85°C
	4.531	4.6	4.669			T _A =+25°C
	4.508		4.692		•	T _A =-40°C to 85°C
V _{CC} Reset Delay t _{TRIP}		20		μs		$V_{CC}=V_{TH}$ to $(V_{TH}-0.1V)$, $V_{TH}=3.1V$
Donat Astivo Timesout Deviced t	140	230	560		T _A =+25°C	
Reset Active Timeout Period t _{RP}	100		1030	ms	•	T _A =-40°C to 85°C
RESET Output Voltage V _{OH}	0.8V _{cc}					$V_{CC}=V_{TH}+0.1V$, $I_{SOURCE}=1.2mA$
RESET Output Voltage V _o L			0.3	V		V_{CC} = V_{TH} - 0.1 V , I_{SINK} = 1.2 m A

Parameter	Min.	Тур.	Max.	Units	Conditions

BLOCK DIAGRAM




Fig. 2: SP809N/SP809 Block Diagram

PIN ASSIGNMENT




Fig. 3: SP809 Pin Assignment

PIN DESCRIPTION

Name Pin Number

3 Pin Microprocessor Supervisor Circuit

Name	Pin Number	Description	
GND	1	Ground Signal	
RESET		Active LowOutput Pin. RESET Output remains high while VCC is below the reset threshold	
V_{cc}	3	Supply Voltage	

ORDERING INFORMATION

Part Number	Operating Temperature Range	Lead-Free	Package	Packing Method
SP809EK-L-2-3/TR				
SP809EK-L-2-6/TR	-40°C≤T₄≤+85°C	Yes	SOT23-3	Tape & Reel
SP809EK-L-2-9/TR	-40°CSTAS+65°C	res	50123-3	ι αρε α κεεί
SP809NEK-L-3-1/TR				

TYPICAL PERFORMANCE CHARACTERISTICS

All data taken at $T_A = 25\,^{\circ}\text{C}$, unless otherwise specified - Schematic and BOM from Application Information section of this data sheet.




Fig. 4: Supply Current versus Temperature




Fig. 5: Power-Down Reset Delay versus Temperature




Fig. 6: Power-Down Reset Delay versus Temperature




Fig. 7: Power-Down Reset Delay versus Temperature




Fig. 8: Normalized Reset Threshold versus Temperature




Fig. 9: Power-Up Reset Time-out versus Temperature

THEORY OF OPERATION

 μ P will be activated at a valid reset state. These μ P supervisory circuits assert reset to prevent code execution errors during power-up, power-down, or brownout conditions.

Reset is guaranteed to be a logic low for $V_{\text{TH}} > V_{\text{CC}} > 0.9 \text{V}$. Once V_{CC} exceeded the reset threshold, an internal timer keeps RESET low for the reset timeout period; after this interval, RESET goes high.

If a brownout condition occurs (V_{CC} drops below the reset threshold), RESET goes low. Any time V_{CC} goes below the reset threshold, the internal timer resets to zero, and RESET goes low. The internal timer is activated after V_{CC} returns above the reset threshold, and RESET remains low for the reset timeout period.

BENEFIT OF HIGHLY ACCURATE RESET THRESHOLD

SP809 with specified voltage as $5V\pm10\%$ or $3V\pm10\%$ are ideal for systems using a $5V\pm5\%$

or $3V\pm5\%$ power supply. The reset is guaranteed to assert after the power supply falls below the minimum specified operating voltage range of the system ICs. The pretrimmed thresholds are reducing the range over which an undesirable reset may occur.




Fig. 10: Timing Waveforms

APPLICATION INFORMATION

NEGATIVE GOING VCC TRANSIENTS

In addition to issuing a reset to the μP during power-up, power-down, and brownout conditions, SP809 series are relatively resistant to short-duration negative-going Vcc transient.

Ensuring a Valid Reset Output Down to $V_{CC}=0$

When V_{CC} falls below 0.9V, SP809 RESET output no longer sinks current; it becomes an open circuit. In this case, high-impedance CMOS logic inputs connecting to RESET can drift to undetermined voltages. Therefore, SP809 with CMOS is perfect for most applications of V_{CC} down to 0.9V.

However in applications where $\overline{\text{RESET}}$ must be valid down to 0V, adding a pull-down resistor to $\overline{\text{RESET}}$ causes any leakage currents to flow to ground, holding $\overline{\text{RESET}}$ low.

Interfacing to μP with Bidirectional Reset Pins

The RESET output on the SP809N is open drain, this device interfaces easily with μPs that have bidirectional reset pins. Connecting the μP supervisor's RESET output directly to the microcontroller's RESET pin with a single pull-up resistor allows either device to assert reset.

TEST CIRCUIT






Fig. 11: Test Circuit

PACKAGE SPECIFICATION


3-PIN SOT23





SIDE VIEW - 1

Ş	SOT-23				
N≻ Z BOLIN	М	М	INCH		
S	MIN.	MAX.	MIN.	MAX.	
Α	-	1.45	-	0.0571	
A1	0.00	0.15	0.0000	0.0059	
A2	0.90	1.30	0.0354	0.0512	
ь	0.30	0.50	0.0118	0.0197	
С	0.08	0.22	0.0031	0.0087	
D	2.80	3.00	0.1102	0.1181	
E	2.60	3.00	0.1024	0.1181	
E1	1.50	1.70	0.0591	0.0669	
е	0.87	1.03	0.0343	0.0406	
e1	1.82	1.98	0.0717	0.0780	
L	0.30	0.60	0.0118	0.0236	
L1	0.50	0.80	0.0197	0.0315	
L2	0.25	BSC	0.009	8 BSC	
R	0.10	_	0.0039	_	
R1	0.10	0.25	0.0039	0.0098	
θ	0,	8.	0.	8°	
01	5*	15°	5*	15°	
θ2	5*	15°	5*	15°	
t	-	0.15		0.0059	
h	_	0.25	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0.0098	



SIDE VIEW - 2

TERMINAL DETAILS

- 1. Refer to Jedec MO-178
- Dimension "D" does not include mold flash, protrusions or gate burrs.
 Mold flash, protrusion or gate burrs shall not exceed 10mils per side.
- 3. Dimension "E1" does not include inter-lead flash or protursions.
- 4. All dimensions are milimeters.

Drawing No. : POD - 00000162

Revision: A

REVISION HISTORY

Revision	Date	Description		
2.0.0	2011	Reformat of Datasheet Correction of package drawing		
2.0.1	August 2017	Correct Reset Delay conditions. Updated to MaxLinear logo. Updated format and ordering information table.		
2.0.2	November 2017	Corrected typo from rev 2.0.1, added 2 missing overlines to RESET in Electrical Specifications.		
2.0.3	July 14, 2021	Updated: "3-Pin SOT23 Package Specification" figure. "Ordering Information" table. Removed: SP810 mentions removed as being an obsolete product.		