TPS370x-xx Processor Supervisory Circuits With Power-Fail

1 Features

- Power-on reset generator with fixed delay time of 200 ms (no external capacitor needed)
- Precision supply voltage monitor: 2.5 V, 3 V, 3.3 V, and 5 V
- Pin-for-pin compatible with the MAX705 through MAX708 Series
- Integrated watchdog time (TPS3705-xx Only)
- Voltage monitor for power-fail or low-battery warning
- Maximum supply current of 50 μA
- 8-Pin MSOP and 8-Pin SOIC packages
- Temperature range: -40°C to 85°C (-40°C to 125°C for TPS3705-33)

2 Applications

- Designs using DSPs, microcontrollers, or microprocessors
- Industrial equipment
- Programmable controls
- Automotive systems
- Portable or battery powered equipment
- Intelligent instruments
- Wireless communication systems
- Notebook or desktop computers

3 Description


The TPS370x-xx family of microprocessor supplyvoltage supervisors provide circuit initialization and timing supervision, primarily for DSP and processorbased systems.

During power-on, RESET is asserted when the supply voltage V_{DD} becomes higher than 1.1 V. Thereafter, the supply voltage supervisor monitors V_{DD} and keeps RESET active as long as V_{DD} remains below the threshold voltage V_{IT+}. When the supply voltage drops below the threshold voltage V_{IT-}, the output becomes active (low) again. No external components are required. All the devices of this family have a fixed-sense threshold voltage V_{IT-} set by an internal voltage divider.

The product spectrum is designed for supply voltages of 2.5 V, 3 V, 3.3 V, and 5 V. The circuits are available in either 8-pin MSOP or standard SOIC packages. The TPS370x-xx devices are characterized for operation over a temperature range of -40° C to 85° C.

Device Information ⁽¹⁾					
PART NUMBER	PACKAGE	BODY SIZE (NOM)			
TPS3705-xx, TPS3707-xx	MSOP- PowerPAD™ (8)	3.00 mm × 3.00 mm			
1-33707-33	SOIC (8)	3.90 mm × 4.90 mm			

 For all available packages, see the orderable addendum at the end of the data sheet.



Copyright © 2016, Texas Instruments Incorporated

Typical MSP430 Application

Table of Contents

1 Features	.1
2 Applications	.1
3 Description	
4 Revision History	. 2
5 Device Comparison Table	.3
6 Pin Configuration and Functions	.4
6.1 Pin Functions	.4
7 Specifications	. 5
7.1 Absolute Maximum Ratings	. 5
7.2 ESD Ratings	5
7.3 Recommended Operating Conditions	
7.4 Thermal Information	.6
7.5 Electrical Characteristics	.7
7.6 Electrical Characteristics for TPS3705-33 Only	.8
7.7 Timing Requirements	.8
7.8 Switching Characteristics	.9
7.9 Dissipation Ratings	. 9
7.10 Timing Diagram	10
7.11 Typical Characteristics	11
8 Detailed Description	

8.1 Overview	. 16
8.2 Functional Block Diagram	. 16
8.3 Feature Description.	
8.4 Device Functional Modes	
9 Application and Implementation	
9.1 Application Information	
9.2 Typical Application	
10 Power Supply Recommendations	19
11 Layout	.20
11.1 Layout Guidelines	
11.2 Layout Example	
12 Device and Documentation Support	21
12.1 Receiving Notification of Documentation Updates.	.21
12.2 Support Resources	
12.3 Trademarks	
12.4 Electrostatic Discharge Caution	
12.5 Glossary	
13 Mechanical, Packaging, and Orderable	
Information	. 21

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision E (July 2017) to Revision F (October 2020)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1
•	Updated Device Comparison Table by adding -40°C to 125°C for TPS3705-33D	3
•	Updated Absolute Maximum Ratings table to include Operating Temperature of -40°C to 125°C for TPS3705-33D	5
•	Added TPS3705-33 Electrical Table	8
•	Added histograms	11
С	hanges from Revision D (May 2016) to Revision E (July 2017)	Page


ackage body sizes in the <i>Device Information</i> table1	1
---	---

Changes from Revision C (December 2005) to Revision D (May 2016)


Page

5 Device Comparison Table

		PACKAGED DEVICES				
T _A	THRESHOLD VOLTAGE	SMALL OUTLINE (D)	POWER-PAD µ-SMALL OUTLINE (DGN)	MARKING DGN PACKAGE	CHIP FORM (Y)	
	2.63 V	TPS3705-30D	TPS3705-30DGN	TIAAT	TPS3705-30Y	
	4.55 V	TPS3705-50D	TPS3705-50DGN	TIAAV	TPS3705-50Y	
–40°C to 85°C	2.25 V	TPS3707-25D	TPS3707-25DGN	TIAAW	TPS3707-25Y	
-40 C 10 85 C	2.63 V	TPS3707-30D	TPS3707-30DGN	TIAAX	TPS3707-30Y	
	2.93 V	TPS3707-33D	TPS3707-33DGN	TIAAY	TPS3707-33Y	
	4.55 V	TPS3707-50D	TPS3707-50DGN	TIAAZ	TPS3707-50Y	
-40°C to 125°C	2.93 V	TPS3705-33D	TPS3705-33DGN	TIAAU	TPS3705-33Y	

















Figure 6-3. TPS3705-xx DGN Package 8-Pin MSOP- Figure 6-4. TPS3707-xx DGN Package 8-Pin MSOP-**PowerPAD Top View PowerPAD Top View**

6.1 Pin Functions

		PIN				
NAME	TPS3705-xx		TPS3707-xx		I/O	DESCRIPTION
	SOIC	MSOP-PowerPAD	SOIC	MSOP-PowerPAD		
GND	3	5	3	5	_	Ground
MR	1	3	1	3	I	Manual reset
NC	_		6	8	_	No internal connection
PFI	4	6	4	6	I	Power-fail comparator input
PFO	5	7	5	7	0	Power-fail comparator output
RESET	7	1	7	1	0	Active-low reset output
RESET	—		8	2	0	Active-high reset output
V _{DD}	2	4	2	4	_	Supply voltage
WDI	6	8	—	—	I	Watchdog timer input
WDO	8	2	_	—	0	Watchdog timer output

7 Specifications 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

	MIN	MAX	UNIT
Supply voltage, V _{DD} ⁽²⁾		7	V
PFI voltage range, V _{PFI}	-0.3	V _{DD} + 0.3	V
All other pins ⁽²⁾	-0.3	7	V
Maximum low output current, I _{OL}		5	mA
Maximum high output current, I _{OH}		-5	mA
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{DD})		±20	mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{DD})		±20	mA
Continuous total power dissipation	See S	ection 7.9	
Soldering temperature		260	°C
Operating temperature, T _A	-40	85	°C
Operating temperature, T _A for TPS3705-33 only	-40	125	°C
Storage temperature, T _{stg}	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to GND. For reliable operation the device must not be operated at 7 V for more than t = 1000h continuously.

7.2 ESD Ratings

			VALUE	UNIT
V		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V _{DD}	Supply voltage	2	6	V
VI	Input voltage	0	V _{DD} + 0.3	V
V _{IH}	High-level input voltage	0.7 × V _{DD}		V
V _{IL}	Low-level input voltage		0.3 × V _{DD}	V
Δt/ΔV	Input transition rise and fall rate at $\overline{\text{MR}}$ or WDI		100	ns/V
T _A	Operating free-air temperature	-40	85	°C
T _A	Operating free-air temperature for TPS3705-33 only	-40	125	°C

7.4 Thermal Information

	TPS3705-xx	TPS3707-xx	
THERMAL METRIC ⁽¹⁾	D (SOIC)	DGN (MSOP-PowerPAD)	UNIT
	8 PINS	8 PINS	
Junction-to-ambient thermal resistance	118.2	66.1	°C/W
Junction-to-case (top) thermal resistance	64.4	62.6	°C/W
Junction-to-board thermal resistance	58.5	45.1	°C/W
Junction-to-top characterization parameter	15.8	7.6	°C/W
Junction-to-board characterization parameter	57.9	44.8	°C/W
Junction-to-case (bottom) thermal resistance	—	18.5	°C/W
	Junction-to-ambient thermal resistance Junction-to-case (top) thermal resistance Junction-to-board thermal resistance Junction-to-top characterization parameter Junction-to-board characterization parameter	THERMAL METRIC ⁽¹⁾ D (SOIC)Junction-to-ambient thermal resistance8 PINSJunction-to-case (top) thermal resistance64.4Junction-to-board thermal resistance58.5Junction-to-top characterization parameter15.8Junction-to-board characterization parameter57.9	THERMAL METRIC(1)D (SOIC)DGN (MSOP-PowerPAD)Junction-to-ambient thermal resistance118.266.1Junction-to-case (top) thermal resistance64.462.6Junction-to-board thermal resistance58.545.1Junction-to-top characterization parameter15.87.6Junction-to-board characterization parameter57.944.8

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

7.5 Electrical Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		TPS370x-xx, V _{DD} = 1.1 V, I _{OH} = -4 μA	0.8			
V _{OH}	High-level output voltage	TPS3707-25, TPS370x-30, TPS370x-33, V _{DD} = V _{IT+} + 0.2 V, I _{OH} = –500 μA	0.7 × V _{DD}			V
		TPS370x-50, $V_{DD} = V_{IT+} + 0.2 V$, $I_{OH} = -800 \mu A$	V _{DD} – 1.5			
		TPS370x-xx, V _{DD} = 6 V, I _{OH} = -800 μA	V _{DD} – 1.5			
		TPS3707-25, TPS370x-30, TPS370x-33, V _{DD} = V _{IT+} + 0.2 V, I _{OL} = 1 mA			0.3	
OL	Low-level output voltage	TPS370x-50, V _{DD} = V _{IT+} + 0.2 V, I _{OL} = 2.5 mA			0.4	V
		TPS370x-xx, V _{DD} = 6 V, I _{OL} = 3 mA			0.4	
	Power-up reset voltage ⁽¹⁾	V _{DD} ≥ 1.1 V, I _{OL} = 50 µA			0.3	V
		TPS3707-25, T _A = 0°C to 85°C	2.2	2.25	2.3	
		TPS370x-30, T _A = 0°C to 85°C	2.57	2.63	2.68	
		TPS370x-33, T _A = 0°C to 85°C	2.87	2.93	2.98	
	Negative-going input	TPS370x-50, T _A = 0°C to 85°C	4.45	4.55	4.63	
, IT-	threshold voltage ⁽²⁾	TPS3707-25, T _A = -40°C to 85°C	2.2	2.25	2.32	V
IT–		TPS370x-30, T _A = -40°C to 85°C	2.57	2.63	2.7	v
		TPS370x-33, T _A = -40°C to 85°C	2.87	2.93	3	
		TPS370x-50, T _A = -40°C to 85°C	4.45	4.55	4.65	
	Negative-going input threshold voltage, PFI ⁽²⁾	TPS370x-xx, $V_{DD} \ge 2 V$, $T_A = -40^{\circ}C$ to $85^{\circ}C$	1.2	1.25	1.3	
		TPS3707-25		40		
		TPS370x-30		50		mV
/ _{hys}	Hysteresis, V _{DD}	TPS370x-33		50		
		TPS370x-50		70		
	Hysteresis, PFI	TPS370x-xx		10		
H(AV)	Average high-level input current, WDI	WDI = V _{DD} = 6 V, time average (dc = 88%)		100	150	μA
L(AV)	Average low-level input current, WDI	WDI = 0 V, V_{DD} = 6 V, time average (dc = 12%)		-15	-20	μA
	High-level input current, WDI	WDI = V _{DD} = 6 V		120	170	
н	High-level input current, MR	$\overline{\text{MR}}$ = 0.7 × V _{DD} , V _{DD} = 6 V		-130	-180	μA
	Low-level input current, WDI	WDI = 0 V, V _{DD} = 6 V		-120	-170	
IIL	Low-level input current, MR	MR = 0 V, V _{DD} = 6 V		-430	-600	μA
	Input current, PFI	V_{DD} = 6 V, 0 V \leq V _I \leq V _{DD}	-1	0	1	μA
	Supply current	TPS3705-xx, V_{DD} = 2 V to 6 V, \overline{MR} = V_{DD} , \overline{MR} , WDI and outputs unconnected		30	50	μA
I _{DD}	Supply current	TPS3707-xx, V_{DD} = 2 V to 6 V, \overline{MR} = V_{DD} , \overline{MR} , WDI and outputs unconnected		20	50	μΑ
C _i	Input capacitance	$V_{I} = 0 V \text{ to } V_{DD}$		5		pF

over operating free-air temperature range (unless otherwise noted)

(1) The lowest supply voltage at which $\overline{\text{RESET}}$ becomes active, $t_{r,VDD} \ge 15 \ \mu s/V$

(2) To ensure best stability of the threshold voltage, a bypass capacitor (ceramic, 0.1 µF) should be placed near to the supply terminals

7.6 Electrical Characteristics for TPS3705-33 Only

over operating free-air	temperature range -40 to	125C (unless oth	nerwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
		V _{DD} = 1.1 V, I _{OH} = -4 µA	0.8					
V _{OH}	High-level output voltage	V _{DD} = V _{IT+} + 0.2 V, I _{OH} = -500 μA	0.7 × V _{DD}			V		
		V _{DD} = 6 V, I _{OH} = -800 µA	V _{DD} – 1.5					
				0.3	V			
V _{OL}	Low-level output voltage	V _{DD} = 6 V, I _{OL} = 3 mA			0.4	v		
	Power-up reset voltage ⁽¹⁾	V _{DD} ≥ 1.1 V, I _{OL} = 50 µA			0.3	V		
	Negative-going input	$T_A = 0^{\circ}C$ to $125^{\circ}C$	2.87	2.93	3			
V _{IT-}	threshold voltag			2.93	3.02	V		
•11-	Negative-going input threshold voltage, PFI ⁽²⁾	$V_{DD} \ge 2 V$	1.2	1.25	1.3	·		
	Hysteresis, V _{DD}			50				
V _{hys}	Hysteresis, PFI			10		mV		
I _{IH(AV)}	Average high-level input current, WDI	WDI = V _{DD} = 6 V, time average (dc = 88%)		100	150	μA		
I _{IL(AV)}	Average low-level input current, WDI	WDI = 0 V, V_{DD} = 6 V, time average (dc = 12%)		-15	-20	μA		
	High-level input current, WDI	$WDI = V_{DD} = 6 V$		120	170	A		
IIH	High-level input current, MR	$\overline{\text{MR}} = 0.7 \times \text{V}_{\text{DD}}, \text{V}_{\text{DD}} = 6 \text{ V}$		-130	-180	μA		
	Low-level input current, WDI	WDI = 0 V, V _{DD} = 6 V		-120	-170			
IIL	Low-level input current, MR	$\overline{\text{MR}}$ = 0 V, V _{DD} = 6 V		-430	-600	μA		
l _l	Input current, PFI	V_{DD} = 6 V, 0 V \leq V _I \leq V _{DD}	-1	0	1	μA		
DD	Supply current	V_{DD} = 2 V to 6 V, \overline{MR} = V_{DD} , MR, WDI and outputs unconnected		30	50	μA		
Ci	Input capacitance	$V_{I} = 0 V \text{ to } V_{DD}$		5		pF		

7.7 Timing Requirements

at R_L = 1 M Ω , C_L = 50 pF, T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
	t _w Pulse width	At V_{DD} , $V_{DD} = V_{IT+} + 0.2$ V, $V_{DD} = V_{IT-} - 0.2$ V	6			μs
L.W.		At $\overline{\text{MR}}$ and WDI, $V_{\text{DD}} \ge V_{\text{IT+}} + 0.2 \text{ V}$, $V_{\text{IL}} = 0.3 \times V_{\text{DD}}$, $V_{\text{IH}} = 0.7 \times V_{\text{DD}}$	100			ns

7.8 Switching Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{t(out)}	Watchdog time out	$V_{DD} \ge V_{IT+} + 0.2 \text{ V}$, see Figure 7-1	1.1	1.6	2.3	S
t _d	Delay time	$V_{DD} \ge V_{IT+} + 0.2 V$, see Figure 7-1	140	200	280	ms
t _{PHL}	Propagation (delay) time, high-to-low-level output	$\label{eq:mrstar} \begin{array}{ c c } \hline \hline MR \mbox{ to } \overline{RESET} \mbox{ delay, } V_{DD} \geq V_{IT+} + 0.2 \mbox{ V,} \\ \hline V_{IL} = 0.3 \times V_{DD}, V_{IH} = 0.7 \times V_{DD} \end{array}$		50	250	ns
t _{PLH}	Propagation (delay) time, low-to-high-level output	$\label{eq:mrstar} \begin{array}{ c c } \hline \hline MR \mbox{ to RESET delay (TPS3707-xx only)} \\ \hline V_{DD} \geq V_{IT+} + 0.2 \mbox{ V, } V_{IL} = 0.3 \times V_{DD}, \mbox{ V}_{IH} = 0.7 \times V_{DD} \end{array}$		50	250	ns
t _{PHL}	Propagation (delay) time, high-to-low-level output	V _{DD} to RESET delay		3	5	μs
t _{PLH}	Propagation (delay) time, low-to-high-level output	V _{DD} to RESET delay (TPS3707-xx only)		3	5	μs
t _{PHL}	Propagation (delay) time, high-to-low-level output	PFI to \overline{PFO} delay, V_{DD} = 2 V to 6 V		0.5	1	μs
t _{PLH}	Propagation (delay) time, low-to-high-level output	PFI to \overline{PFO} delay, V_{DD} = 2 V to 6 V		0.5	1	μs

at $R_L = 1 M\Omega$, $C_L = 50 pF$, $T_A = 25^{\circ}C$ (unless otherwise noted)

7.9 Dissipation Ratings

PACKAGE	T _A < 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
DGN	2.14 W	17.1 mW/°C	1.37 W	1.11 W
D	725 mW	5.8 mW/°C	464 mW	377 mW

TPS3705-30, TPS3705-33, TPS3705-50, TPS3707-30, TPS3707-50 SLVS184F – NOVEMBER 1998 – REVISED OCTOBER 2020

7.10 Timing Diagram







Figure 7-1. Timing Diagrams





7.11 Typical Characteristics












8 Detailed Description

8.1 Overview

The TPS370x-xx family of supervisors feature an integrated reference and comparator for V_{DD} supervision, an additional power-fail supervisor, and a manual reset input. The TPS3705-xx devices feature a watchdog timer, where the TPS3707-xx devices feature a complimentary RESET output.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Manual Reset Input

The TPS370x-xx devices incorporate a manual reset input, \overline{MR} . A low level at \overline{MR} causes \overline{RESET} to become active.

8.3.2 Power-Fail Comparator

The TPS370x-xx family integrates a power-fail comparator which can be used for low-battery detection, power-fail warning, or for monitoring a power supply other than the main supply.

8.3.3 Watchdog Timer

The TPS3705-xx devices have a watchdog timer that is periodically triggered by a positive or negative transition at WDI. When the supervising system fails to retrigger the watchdog circuit within the timeout interval, $t_{t(out)} = 1.6$ s, \overline{WDO} becomes active. This event also reinitializes the watchdog timer. Leaving WDI unconnected disables the watchdog.

The TPS3707-xx devices do not have the watchdog function, but include a high-level output RESET.

8.4 Device Functional Modes

$8.4.1 V_{DD} < 1.1 V$

When V_{DD} is less than 1.1 V, the status of the outputs cannot be determined.

8.4.2 1.1 V < $V_{DD} \le 2$ V

When V_{DD} is greater than 1.1 V but less than 2 V, the output states are valid. However, the specifications in Section 7.5 do not apply.

$8.4.3 \ 2 \ V < V_{DD} < 6 \ V$

When V_{DD} is greater than 2 V but less than 6 V, the device is within the recommended operating conditions (see Section 7.3). See Table 8-1, Table 8-2, and Table 8-3 for corresponding truth tables.

	Table 8-1. TPS3705 Truth Table											
MR	$V_{DD} > V_{IT}$	RESET	TYPICAL DELAY									
$H \rightarrow L$	1	$H\toL$	30 ns									
$L\toH$	1	$L\toH$	200 ms									
Н	$1 \rightarrow 0$	$H \to L$	3 µs									
Н	$0 \rightarrow 1$	$L \rightarrow H$	200 ms									

MR	$V_{DD} > V_{IT}$	RESET	RESET	TYPICAL DELAY								
$H \rightarrow L$	1	$H \rightarrow L$	$L\toH$	30 ns								
$L \rightarrow H$	1	$L \rightarrow H$	$H\toL$	200 ms								
Н	$1 \rightarrow 0$	$H \rightarrow L$	$L \rightarrow H$	3 µs								
Н	0 → 1	$L \rightarrow H$	$H \rightarrow L$	200 ms								

Table 8-2. TPS3707 Truth Table

Table 8-3. TPS370x Truth Table

PFI > V _{IT}	PFO	TYPICAL DELAY
$0 \rightarrow 1$	$L \rightarrow H$	0.5 µs
$1 \rightarrow 0$	$H\toL$	0.5 µs

9 Application and Implementation


Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TPS370x-xx family of devices offers several options for power monitoring. The TPS3705-xx offers a watchdog supervisor, V_{DD} rail monitoring, and a power-fail interrupt monitor. The TPS3707-xx offers V_{DD} rail monitoring with complimentary outputs and a power-fail interrupt monitor.

9.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

Figure 9-1. Typical MSP430 Application

9.2.1 Design Requirements

Table 9-1 lists the required design parameters for Figure 9-1.

 Table 9-1. Application Parameters


DESIGN PARAMETER	VALUE
Monitored voltage 1	5 V
Monitored voltage 2	12 V

9.2.2 Detailed Design Procedure

To create two voltage monitoring rails, the PFI input can be used along with the MR pin to create a single output. The 5-V monitor is created by selecting a 5-V device option, giving threshold of 4.55 V. The PFI input is configured to any adjustable rail with a voltage divider. Use Equation 1 to select resistors.

$$V_{TH} = \frac{R_1 + R_2}{R_2} \times V_{IT-} = \frac{910 \text{ k} + 120 \text{ k}}{120 \text{ k}} \times 1.25 = 10.73 \text{ V}$$
(1)

9.2.3 Application Curves



10 Power Supply Recommendations

These devices are designed to operate from an input supply with a voltage range from 2 V to 6 V.


11 Layout

11.1 Layout Guidelines

Place a $0.1-\mu F$ decoupling capacitor as close to the device as possible.

If a resistor divider is used, place the resistors as close to the device as possible to minimize noise coupling.

11.2 Layout Example



TPS3705 D Package

Figure 11-1. TPS3705 Layout

12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.3 Trademarks

PowerPAD[™] and TI E2E[™] are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS3705-30D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	70530	Samples
TPS3705-30DGN	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAT	Samples
TPS3705-30DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	70530	Samples
TPS3705-33D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	70533	Samples
TPS3705-33DG4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	70533	Samples
TPS3705-33DGN	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAU	Samples
TPS3705-33DGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAU	Samples
TPS3705-33DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	70533	Samples
TPS3705-33DRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	70533	Samples
TPS3705-50D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	70550	Samples
TPS3705-50DG4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	70550	Samples
TPS3705-50DGN	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAV	Samples
TPS3705-50DGNG4	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAV	Samples
TPS3705-50DGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAV	Samples
TPS3705-50DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	70550	Samples
TPS3705-50DRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	70550	Samples
TPS3707-25D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	70725	Samples
TPS3707-25DG4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	70725	Samples
TPS3707-25DGN	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAW	Samples
TPS3707-25DGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAW	Samples

PACKAGE OPTION ADDENDUM

13-Aug-2021

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS3707-25DGNRG4	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAW	Samples
TPS3707-25DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	70725	Samples
TPS3707-30D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	70730	Samples
TPS3707-30DG4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	70730	Samples
TPS3707-30DGN	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAX	Samples
TPS3707-30DGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAX	Samples
TPS3707-30DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	70730	Sample
TPS3707-33D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	70733	Sample
TPS3707-33DG4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	70733	Sample
TPS3707-33DGN	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAY	Sample
TPS3707-33DGNG4	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAY	Sample
TPS3707-33DGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAY	Sample
TPS3707-33DGNRG4	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAY	Sample
TPS3707-33DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	70733	Sample
TPS3707-50D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	70750	Sample
TPS3707-50DGN	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAZ	Sample
TPS3707-50DGNG4	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAZ	Sample
TPS3707-50DGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AAZ	Sample
TPS3707-50DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	70750	Sample

(1) The marketing status values are defined as follows:
 ACTIVE: Product device recommended for new designs.
 LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

PACKAGE OPTION ADDENDUM

13-Aug-2021

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. **PREVIEW**: Device has been announced but is not in production. Samples may or may not be available. **OBSOLETE**: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


16-Oct-2020

TAPE AND REEL INFORMATION






QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3705-30DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS3705-33DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS3705-33DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS3705-50DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS3705-50DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS3707-25DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS3707-25DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS3707-30DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS3707-30DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS3707-33DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS3707-33DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS3707-50DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS3707-50DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

16-Oct-2020



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3705-30DR	SOIC	D	8	2500	350.0	350.0	43.0
TPS3705-33DGNR	HVSSOP	DGN	8	2500	358.0	335.0	35.0
TPS3705-33DR	SOIC	D	8	2500	350.0	350.0	43.0
TPS3705-50DGNR	HVSSOP	DGN	8	2500	358.0	335.0	35.0
TPS3705-50DR	SOIC	D	8	2500	350.0	350.0	43.0
TPS3707-25DGNR	HVSSOP	DGN	8	2500	358.0	335.0	35.0
TPS3707-25DR	SOIC	D	8	2500	350.0	350.0	43.0
TPS3707-30DGNR	HVSSOP	DGN	8	2500	358.0	335.0	35.0
TPS3707-30DR	SOIC	D	8	2500	853.0	449.0	35.0
TPS3707-33DGNR	HVSSOP	DGN	8	2500	358.0	335.0	35.0
TPS3707-33DR	SOIC	D	8	2500	350.0	350.0	43.0
TPS3707-50DGNR	HVSSOP	DGN	8	2500	358.0	335.0	35.0
TPS3707-50DR	SOIC	D	8	2500	350.0	350.0	43.0


GENERIC PACKAGE VIEW

PowerPAD VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE

3 x 3, 0.65 mm pitch

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




DGN 8

DGN0008D

PACKAGE OUTLINE

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.

DGN0008D

EXAMPLE BOARD LAYOUT

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
- on this view. It is recommended that vias under paste be filled, plugged or tented.


9. Size of metal pad may vary due to creepage requirement.

DGN0008D

EXAMPLE STENCIL DESIGN

PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

^{10.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{11.} Board assembly site may have different recommendations for stencil design.


D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

2. This drawing is subject to change without notice.


- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.

D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{9.} Board assembly site may have different recommendations for stencil design.