# TPS7A02 Nanopower I<sub>Q</sub>, 25-nA, 200-mA, Low-Dropout Voltage Regulator With Fast Transient Response


#### 1 Features

- Ultra-low I<sub>Q</sub>: 25 nA (typ), even in dropout
- Shutdown I<sub>Q</sub>: 3 nA (typ)
- Excellent transient response (1 mA to 50 mA)
  - < 10-µs settling time</li>
  - 100-mV undershoot
- Packages:
  - 1.0-mm x 1.0-mm X2SON
  - SOT23-5
  - 0.64-mm x 0.64-mm DSBGA (preview)
- Input voltage range: 1.5 V to 6.0 V
- Output voltage range: 0.8 V to 5.0 V (fixed)
- Output accuracy: 1.5% over temperature
- Smart enable pulldown
- Very low dropout:
  - 270 mV (max) at 200 mA (V<sub>OUT</sub> = 3.3 V)
- Stable with a 1-µF or larger capacitor

# 2 Applications

- Wearables electronics
- Thermostats, smoke and heat detectors
- · Gas, heat, and water meters
- Blood glucose monitors and pulse oximeters
- Residential circuit breakers and fault indicators
- Building security and video surveillance devices
- EPOS card readers

# Load Transient Response ( $V_{\text{IN}} = V_{\text{OUT}} + 1 \text{ V}$ , $C_{\text{OUT}} = 1 \text{ }\mu\text{F}$ , $I_{\text{OUT}} = 1 \text{ mA}$ to 50 mA in 1 $\mu\text{s}$ )



# 3 Description

The TPS7A02 is an ultra-small, ultra-low quiescent current low-dropout linear regulator (LDO) that can source 200 mA with excellent transient performance.

The TPS7A02, with an ultra-low  $I_Q$  of 25 nA, is designed specifically for applications where very-low quiescent current is a critical parameter. This device maintains low  $I_Q$  consumption even in dropout mode to further increase the battery life. When in shutdown or disabled mode, the device consumes ultra-low, 3-nA  $I_Q$  that helps increase the shelf life of the battery. The TPS7A02 has an output range of 0.8 V to 5.0 V available in 50-mV steps to support the lower core voltages of modern microcontrollers (MCUs).

The TPS7A02 features a smart enable circuit with an internally controlled pulldown resistor that keeps the LDO disabled even when the EN pin is left floating and helps minimize the external components used to pulldown the EN pin. This circuit also helps minimize the current drawn through the external pulldown circuit when the device is enabled.


The TPS7A02 is fully specified for  $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  operation.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	X2SON (4)	1.00 mm × 1.00 mm
TPS7A02	DSBGA (4) <sup>(2)</sup>	0.64 mm × 0.64 mm
	SOT-23 (5)	2.90 mm × 1.60 mm

- For all available packages, see the package option addendum at the end of the data sheet.
- (2) Preview package.

#### **Ground Current Efficiency vs Output Current**




# **Table of Contents**


1	Features	1	7.4 Device Functional Modes	. 22
2	Applications	1 8	Application and Implementation	23
3	Description		8.1 Application Information	. 23
4	Revision History		8.2 Typical Application	. 26
5	Pin Configuration and Functions	_	Power Supply Recommendations	27
6	Specifications	4.0		
Ū	6.1 Absolute Maximum Ratings		10.1 Layout Guidelines	
	6.2 ESD Ratings		10.2 Layout Examples	. 28
	6.3 Recommended Operating Conditions	4.4	Device and Documentation Support	29
	6.4 Thermal Information		11.1 Device Support	. 29
	6.5 Electrical Characteristics		11.2 Receiving Notification of Documentation Updates	<b>2</b> 9
	6.6 Switching Characteristics		11.3 Community Resources	. 29
	6.7 Typical Characteristics		11.4 Trademarks	. 29
7	Detailed Description 1		11.5 Electrostatic Discharge Caution	. 29
-	7.1 Overview 1		11.6 Glossary	. 29
	7.2 Functional Block Diagram 1	40	Mechanical, Packaging, and Orderable	
	7.3 Feature Description 1		Information	29
	Revision History E: Page numbers for previous revisions may differ from	n page numb	ers in the current version.	
l	was from Davisian A (Dasambar 2040) to Davisian	. п	D	

hanges from Revision A (December 2019) to Revision B  Changed DBV (SOT23-5) package from preview to production data					
Changed DBV (SOT23-5) package from preview to production data					
Changes from Original (July 2019) to Revision A	Page				
Changed device status from advance information to production data					

# **5 Pin Configuration and Functions**

Not to scale






Pin Functions: DQN, DBV


	PIN			
NAME DQN DBV		I/O <sup>(1)</sup>	DESCRIPTION	
EN	3	3	Input	Enable pin. Driving this pin to logic high enables the device; driving this pin to logic low or floating this pin disables the device. This pin features an internal pulldown resistor, which is disconnected when EN is driven high externally and the device has started up.
GND	2	2	_	Ground pin. This pin must be connected to ground on the board.
IN 4 1		Input	Input pin. For best transient response and to minimize input impedance, use the recommended value or larger ceramic capacitor from IN to ground; see the <i>Recommended Operating Conditions</i> table. Place the input capacitor as close to the input of the device as possible.	
NC	_	4	_	No connect pin. This pin is not internally connected. Connect to ground or leave floating.
OUT	1	5	Output	Regulated output pin. A 0.5-µF or greater effective capacitance is required from OUT to ground for stability. For best transient response, use a 1-µF or larger ceramic capacitor from OUT to ground. Place the output capacitor as close to output of the device as possible; see the <i>Recommended Operating Conditions</i> table.
Thermal pa	d	_	_	Connect the thermal pad to a large-area ground plane. The thermal pad is internally connect to ground.

<sup>(1)</sup> NC = No internal connection.

# YCH Package (Preview) 4-Pin DSBGA, 0.35-mm Pitch Top View



#### YCH Package (Preview) 4-Pin DSBGA, 0.35-mm Pitch Bottom View



# **Pin Functions: YCH**

PIN							
NAME YCH I/O		1/0	DESCRIPTION				
EN	B1	Input	Enable pin. Driving this pin to logic high enables the device; driving this pin to logic low or floating this pin disables the device. This pin features an internal pulldown resistor, which is disconnected when EN is driven high externally and the device has started up.				
GND	B2	_	Ground pin. This pin must be connected to ground and the thermal pad.				
IN	A1	Input	Input pin. For best transient response and to minimize input impedance, use the recommended value or larger ceramic capacitor from IN to ground; see the <i>Recommended Operating Conditions</i> table. Place the input capacitor as close to input of the device as possible.				
OUT	A2	Output	Regulated output pin. A 0.5-µF or greater effective capacitance is required from OUT to ground for stability. For best transient response, use a 1-µF or larger ceramic capacitor from OUT to ground. Place the output capacitor as close to output of the device as possible; see the Recommended Operating Conditions table.				

# 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
	V <sub>IN</sub>	-0.3	6.5	
Voltage	V <sub>EN</sub>	-0.3	6.5	V
	V <sub>OUT</sub>	-0.3	V <sub>IN</sub> + 0.3 or 5.5 <sup>(2)</sup>	
Current	Maximum output	Internally	limited	Α
Tomporatura	Operating junction, T <sub>J</sub>	-40	150	°C
Temperature	Storage, T <sub>stg</sub>	-65	150	

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2) Maximum is V<sub>IN</sub> + 0.3 V or 5.5 V, whichever is smaller.

#### 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±1000	.,	
	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safemanufacturing with a standard ESD control process.

# 6.3 Recommended Operating Conditions

over operating junction temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$V_{\text{IN}}$	Input voltage	1.5		6.0	V
$V_{EN}$	Enable voltage	0		6.0	V
V <sub>OUT</sub>	Output voltage	0.8		5.0	V
I <sub>OUT</sub>	Output current	0		200	mA
C <sub>IN</sub>	Input capacitor		1		μF
C <sub>OUT</sub>	Output capacitor <sup>(1)</sup> (2)	1	1	22	μF
F <sub>EN</sub>	EN toggle frequency			10	kHz
T <sub>J</sub>	Operating junction temperature	-40		125	°C

<sup>(1)</sup> Effective output capacitance of  $0.5~\mu F$  minimum required for stability.

#### 6.4 Thermal Information

		TPS7A02				
	THERMAL METRIC <sup>(1)</sup>	DQN (X2SON) DBV (SOT-23-5) YCH (DSBGA)				
		4 PINS	5 PINS	4 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	179.1	181.9	TBD	°C/W	
$R_{\theta JC(top)}$	Junction-to-case(top) thermal resistance	137.6	53.0	TBD	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	116.3	88.1	TBD	°C/W	
ΨЈТ	Junction-to-top characterization parameter	6.1	27.1	TBD	°C/W	
ΨЈВ	Junction-to-board characterization parameter	116.3	52.7	TBD	°C/W	
R <sub>0</sub> JC(bot)	Junction-to-case(bottom) thermal resistance	112.3	N/A	TBD	°C/W	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safemanufacturing with a standard ESD control process.

 <sup>22</sup> μF is the maximum derated capacitance that can be used for stability.

# 6.5 Electrical Characteristics

Specified at  $T_J = -40^{\circ}\text{C}$  to +125°C,  $V_{IN} = V_{OUT(nom)} + 0.5 \text{ V}$  or 2.0 V (whichever is greater),  $I_{OUT} = 1 \text{ mA}$ ,  $V_{EN} = V_{IN}$ , and  $C_{IN} = C_{OUT} = 1 \text{ }\mu\text{F}$  (unless otherwise noted). Typical values are at  $T_J = 25^{\circ}\text{C}$ .

PAF	RAMETER	TEST CONDITION	ONS	MIN			
	Name to all and a second	$T_J = 25^{\circ}C, V_{OUT} \ge 1.5 \text{ V}, 1 \mu A^{(1)} \le I_{OUT}$	≤ 1 mA	-1		1	%
	Nominal accuracy	T <sub>J</sub> = 25°C; V <sub>OUT</sub> < 1.5 V		-15		15	mV
	Accuracy over	V <sub>OUT</sub> ≥ 1.5 V	T 4000 to 140500	-1.5		1.5	%
	temperature	V <sub>OUT</sub> < 1.5 V	$T_J = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	-20		20	mV
$\Delta V_{OUT}(\Delta V_{IN})$	Line regulation	$V_{OUT(nom)} + 0.5 \text{ V} \le V_{IN} \le 6.0 \text{ V}^{(2)}$	$T_{J} = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			5	mV
		1 mA ≤ I <sub>OUT</sub> ≤ 200 mA,	$T_{J} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$		20	38	
$\Delta V_{OUT}(\Delta I_{OUT})$	Load regulation (3)	$V_{IN} = V_{OUT(nom)} + 0.5 V^{(2)}$	$T_J = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			50	mV
	Cuarrad arranant		T <sub>J</sub> = 25°C		25	46	^
I <sub>GND</sub>	Ground current	I <sub>OUT</sub> = 0 mA	$T_{J} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			60	nA
		5 μA ≤ I <sub>OUT</sub> < 1 mA			1		
$I_{GND}/I_{OUT}$	Ground current vs load current	1 mA ≤ I <sub>OUT</sub> < 100 mA	T <sub>J</sub> = 25°C		0.25		%
1040	load current	I <sub>OUT</sub> ≥ 100 mA			0.15		İ
I <sub>GND(DO)</sub>	Ground current in dropout <sup>(1)</sup>	I <sub>OUT</sub> = 0 mA, V <sub>IN</sub> = 95% x V <sub>OUT(NOM)</sub>	T <sub>J</sub> = 25°C		25		nA
I <sub>SHDN</sub>	Shutdown current	$V_{EN} = 0 \text{ V}, 1.5 \text{ V} \le V_{IN} \le 5.0 \text{ V}, T_{J} = 25^{\circ}$	C		3	10	nA
	0.1		$V_{OUT} < 2.5V,$ $V_{IN} = V_{OUT(nom)} +$ $V_{DO(max)} + 1.0 V$	240	450	750	mA
I <sub>CL</sub>	Output current limit	t $V_{OUT} = 90\% \times V_{OUT(nom)}$	$\begin{split} &V_{OUT} \geq 2.5 V, \\ &V_{IN} = V_{OUT(nom)} + \\ &V_{DO(max)} + 0.5 \ V \end{split}$	240	450	750	mA
I <sub>SC</sub>	Short-circuit current limit	V <sub>OUT</sub> = 0 V			65		mA
		$T_J = -40$ °C to +85°C	$0.8 \text{ V} \le \text{V}_{\text{OUT}} < 1.0 \text{ V}$			1050	
			1.0 V ≤ V <sub>OUT</sub> < 1.2 V			790	+
			1.2 V ≤ V <sub>OUT</sub> < 1.5 V			650	
			1.5 V ≤ V <sub>OUT</sub> < 1.8 V			490	
			1.8 V ≤ V <sub>OUT</sub> < 2.5 V			400	
			$2.5 \text{ V} \le \text{V}_{\text{OUT}} < 3.3 \text{ V}$			310	
	D		$3.3 \text{ V} \le \text{V}_{\text{OUT}} \le 5.0 \text{ V}$			270	
$V_{DO}$	Dropout voltage <sup>(4)</sup>		0.8 V ≤ V <sub>OUT</sub> < 1.0 V			1100	mV
			1.0 V ≤ V <sub>OUT</sub> < 1.2 V			850	ĺ
			1.2 V ≤ V <sub>OUT</sub> < 1.5 V			700	ĺ
		$T_{J} = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	1.5 V ≤ V <sub>OUT</sub> < 1.8 V			560	
			1.8 V ≤ V <sub>OUT</sub> < 2.5 V			450	
			2.5 V ≤ V <sub>OUT</sub> < 3.3 V			360	+
		3.3 V ≤ V <sub>OUT</sub> ≤ 5.0 V				310	
PSRR	Power-supply rejection ratio	f = 1 kHz, I <sub>OUT</sub> = 30 mA			55		dB
V <sub>N</sub>	Output voltage noise	BW = 10 Hz to 100 kHz, V <sub>OUT</sub> = 0.8 V,	I <sub>OUT</sub> = 30 mA		130		μV <sub>RMS</sub>
	10/10/16	V <sub>IN</sub> rising		1.23	1.3	1.47	
$V_{UVLO}$	UVLO threshold	V <sub>IN</sub> falling		1.0	1.12	1.41	V

 <sup>(1)</sup> Specified by design
 (2) V<sub>IN</sub> = 2.0 V for V<sub>OUT</sub> ≤ 1.5 V.
 (3) Load Regulation is normalized to the output voltage at I<sub>OUT</sub> = 1 mA.

<sup>(4)</sup> Dropout is measured by ramping  $V_{IN}$  down until  $V_{OUT} = V_{OUT(nom)} \times 95\%$ , with  $I_{OUT} = 200$  mA.

# **Electrical Characteristics (continued)**

Specified at  $T_J = -40^{\circ}\text{C}$  to +125°C,  $V_{IN} = V_{OUT(nom)} + 0.5 \text{ V}$  or 2.0 V (whichever is greater),  $I_{OUT} = 1 \text{ mA}$ ,  $V_{EN} = V_{IN}$ , and  $C_{IN} = C_{OUT} = 1 \mu\text{F}$  (unless otherwise noted). Typical values are at  $T_J = 25^{\circ}\text{C}$ .


PAR	AMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>UVLO(HYST)</sub>	UVLO hysteresis	V <sub>IN</sub> hysteresis		180		mV
V <sub>EN(HI)</sub>	EN pin logic high voltage		1.1			V
V <sub>EN(LOW)</sub>	EN pin logic low voltage				0.3	٧
I <sub>EN</sub>	EN pin leakage current	$V_{EN} = V_{IN} = 6.0 \text{ V}$		10		nA
R <sub>EN(PULLDOWN)</sub>	Smart enable pulldown resistor	V <sub>EN</sub> = 0.3 V		500		ΚΩ
R <sub>PULLDOWN</sub>	Pulldown resistor	V <sub>IN</sub> = 3.3 V, device disabled		60		Ω
T <sub>SD(shutdown)</sub>	Thermal shutdown temperature	Shutdown, temperature increasing		170		°C
T <sub>SD(reset)</sub>	Thermal shutdown reset temperature	Reset, temperature decreasing		145		


# 6.6 Switching Characteristics


Specified at  $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $V_{IN} = V_{OUT(nom)} + 0.5 \text{ V}$  or 2.0 V (whichever is greater),  $I_{OUT} = 1 \text{ mA}$ ,  $V_{EN} = V_{IN}$ , and  $C_{IN} = C_{OUT} = 1 \text{ } \mu\text{F}$  (unless otherwise noted). Typical values are at  $T_J = 25^{\circ}\text{C}$ .


PAR	AMETER	TEST CONDITIONS	3	MIN	TYP	MAX	UNIT
			$0.8V \le V_{OUT} \le 1.5 V$		500	800	
t <sub>STR</sub>	Start-up time		1.5V < V <sub>OUT</sub> ≤ 3.0 V		750	1200	μs
			3.0V < V <sub>OUT</sub> ≤ 5.0 V		1200	1600	


#### 6.7 Typical Characteristics



























# 7 Detailed Description

# 7.1 Overview

The TPS7A02 is a ultra-low  $I_Q$  linear voltage regulator that is optimized for excellent transient performance. These characteristics make the device ideal for most battery-powered applications.

This low-dropout linear regulator (LDO) offers active discharge, foldback current limit, shutdown, and thermal protection capability.

# 7.2 Functional Block Diagram



#### 7.3 Feature Description

#### 7.3.1 Excellent Transient Response

The TPS7A02 includes several innovative circuits to ensure excellent transient response. Dynamic biasing increases the  $I_Q$  for a short duration during transients to extend the closed-loop bandwidth and improve the output response time to transients.

Adaptive biasing increases the  $I_Q$  as the DC load current increases, extending the bandwidth of the loop. The response time across the output voltage range is constant because a buffered reference topology is used, which keeps the control loop in unity gain at any output voltage.

These features give the device a wide loop bandwidth during transients that ensures excellent transient response while maintaining low  $I_Q$  in steady-state conditions.

#### 7.3.2 Active Discharge (P-Version Only)

The device has an internal pulldown MOSFET that connects a R<sub>PULLDOWN</sub> resistor to ground when the device is disabled to actively discharge the output voltage. The active discharge circuit is activated by the enable pin or by the undervoltage lockout (UVLO).

Do not rely on the active discharge circuit for discharging a large amount of output capacitance after the input supply has collapsed because reverse current can possibly flow from the output to the input. This reverse current flow can cause damage to the device. Limit reverse current to no more than 5% of the device rated current for a short period of time.

#### 7.3.3 Low Io in Dropout

In most LDOs the  $I_Q$  significantly increases when the device is placed into dropout, which is especially true for low  $I_Q$  LDOs. The TPS7A02 helps to reduce the battery discharge by detecting when the device is operating in dropout conditions and maintaining a low  $I_Q$ .

#### 7.3.4 Smart Enable

The enable pin for the device is an active-high pin. The output voltage is enabled when the voltage of the enable pin is greater than the high-level input voltage of the EN pin and disabled with the enable pin voltage is less than the low-level input voltage of the EN pin. If independent control of the output voltage is not needed, connect the enable pin to the input of the device.

This device has a smart enable circuit to reduce quiescent current. When the voltage on the enable pin is driven above  $V_{EN(HI)}$ , as listed in the *Electrical Characteristics* table, the device is enabled and the smart enable internal pulldown resistor ( $R_{EN(PULLDOWN)}$ ) is disconnected. When the enable pin is floating, the  $R_{EN(PULLDOWN)}$  is connected and pulls the enable pin low to disable the device. The  $R_{EN(PULLDOWN)}$  value is listed in the *Electrical Characteristics* table.

This device has an internal pulldown circuit that activates when the device is disabled to actively discharge the output voltage.

# 7.3.5 Dropout Voltage

Dropout voltage  $(V_{DO})$  is defined as the input voltage minus the output voltage  $(V_{IN} - V_{OUT})$  at the rated output current  $(I_{RATED})$ , where the pass transistor is fully on.  $I_{RATED}$  is the maximum  $I_{OUT}$  listed in the *Recommended Operating Conditions* table. The pass transistor is in the ohmic or triode region of operation, and acts as a switch. The dropout voltage indirectly specifies a minimum input voltage greater than the nominal programmed output voltage at which the output voltage is expected to stay in regulation. If the input voltage falls to less than the nominal output regulation, then the output voltage falls as well.

For a CMOS regulator, the dropout voltage is determined by the drain-source on-state resistance ( $R_{DS(ON)}$ ) of the pass transistor. Therefore, if the linear regulator operates at less than the rated current, the dropout voltage for that current scales accordingly. Use Equation 1 to calculate the  $R_{DS(ON)}$  of the device.

$$R_{DS(ON)} = \frac{V_{DO}}{I_{RATED}}$$
 (1)

#### Feature Description (continued)

#### 7.3.6 Foldback Current Limit

The device has an internal current limit circuit that protects the regulator during transient high-load current faults or shorting events. The current limit is a hybrid brickwall-foldback scheme. The current limit transitions from a brickwall scheme to a foldback scheme at the foldback voltage ( $V_{FOLDBACK}$ ). In a high-load current fault with the output voltage above  $V_{FOLDBACK}$ , the brickwall scheme limits the output current to the current limit ( $I_{CL}$ ). When the voltage drops below  $V_{FOLDBACK}$ , a foldback current limit activates that scales back the current as the output voltage approaches GND. When the output is shorted, the device supplies a typical current called the short-circuit current limit ( $I_{SC}$ ).  $I_{CL}$  and  $I_{SC}$  are listed in the *Electrical Characteristics* table.

For this device,  $V_{FOLDBACK} = 0.5 \text{ V}$ .

The output voltage is not regulated when the device is in current limit. When a current limit event occurs, the device begins to heat up because of the increase in power dissipation. When the device is in brickwall current limit, the pass transistor dissipates power  $[(V_{IN} - V_{OUT}) \times I_{CL}]$ . When the device output is shorted and the output is below  $V_{FOLDBACK}$ , the pass transistor dissipates power  $[(V_{IN} - V_{OUT}) \times I_{SC}]$ . If thermal shutdown is triggered, the device turns off. After the device cools down, the internal thermal shutdown circuit turns the device back on. If the output current fault condition continues, the device cycles between current limit and thermal shutdown. For more information on current limits, see the *Know Your Limits* application report.

Figure 57 shows a diagram of the foldback current limit.




Figure 57. Foldback Current Limit

#### 7.3.7 Undervoltage Lockout (UVLO)

The device has an independent undervoltage lockout (UVLO) circuit that monitors the input voltage, allowing a controlled and consistent turn on and off of the output voltage. To prevent the device from turning off if the input drops during turn on, the UVLO has hysteresis as specified in the *Electrical Characteristics* table.

#### 7.3.8 Thermal Shutdown

The device contains a thermal shutdown protection circuit to disable the device when the junction temperature  $(T_J)$  of the pass transistor rises to  $T_{SD(shutdown)}$  (typical). Thermal shutdown hysteresis assures that the device resets (turns on) when the temperature falls to  $T_{SD(reset)}$  (typical).

#### **Feature Description (continued)**

The thermal time-constant of the semiconductor die is fairly short, thus the device may cycle on and off when thermal shutdown is reached until power dissipation is reduced. Power dissipation during startup can be high from large  $V_{\text{IN}} - V_{\text{OUT}}$  voltage drops across the device or from high inrush currents charging large output capacitors. Under some conditions, the thermal shutdown protection disables the device before startup completes.

For reliable operation, limit the junction temperature to the maximum listed in the *Recommended Operating Conditions* table. Operation above this maximum temperature causes the device to exceed its operational specifications. Although the internal protection circuitry of the device is designed to protect against thermal overall conditions, this circuitry is not intended to replace proper heat sinking. Continuously running the device into thermal shutdown or above the maximum recommended junction temperature reduces long-term reliability.

#### 7.4 Device Functional Modes

#### 7.4.1 Device Functional Mode Comparison

The Device Functional Mode Comparison table shows the conditions that lead to the different modes of operation. See the Electrical Characteristics table for parameter values.

**PARAMETER OPERATING MODE**  $V_{IN}$  $T_J$  $V_{EN}$ I<sub>OUT</sub> Normal operation  $V_{IN} > V_{OUT(nom)} + V_{DO}$  and  $V_{IN} > V_{IN(min)}$  $V_{EN} > V_{EN(HI)}$  $I_{OUT} < I_{OUT(max)}$  $T_{J} < T_{SD(shutdown)}$ Dropout operation  $V_{IN(min)} < V_{IN} < V_{OUT(nom)} + V_{DO}$  $V_{EN} > V_{EN(HI)}$  $I_{OUT} < I_{OUT(max)}$  $T_J < T_{SD(shutdown)}$ Disabled  $T_J > T_{SD(shutdown)}$ (any true condition  $V_{IN} < V_{UVLO}$  $V_{EN} < V_{EN(LOW)}$ Not applicable disables the device)

**Table 1. Device Functional Mode Comparison** 

#### 7.4.2 Normal Operation

The device regulates to the nominal output voltage when the following conditions are met:

- The input voltage is greater than the nominal output voltage plus the dropout voltage (V<sub>OUT(nom)</sub> + V<sub>DO</sub>)
- The output current is less than the current limit (I<sub>OUT</sub> < I<sub>CL</sub>)
- The device junction temperature is less than the thermal shutdown temperature (T<sub>J</sub> < T<sub>SD</sub>)
- The enable voltage has previously exceeded the enable rising threshold voltage and has not yet decreased to less than the enable falling threshold

# 7.4.3 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode, the output voltage tracks the input voltage. During this mode, the transient performance of the device becomes significantly degraded because the pass transistor is in the ohmic or triode region, and acts as a switch. Line or load transients in dropout can result in large output-voltage deviations.

When the device is in a steady dropout state (defined as when the device is in dropout,  $V_{IN} < V_{OUT(NOM)} + V_{DO}$ , directly after being in a normal regulation state, but *not* during startup), the pass transistor is driven into the ohmic or triode region. When the input voltage returns to a value greater than or equal to the nominal output voltage plus the dropout voltage ( $V_{OUT(NOM)} + V_{DO}$ ), the output voltage can overshoot for a short period of time while the device pulls the pass transistor back into the linear region.

#### 7.4.4 Disabled

The output of the device can be shutdown by forcing the voltage of the enable pin to less than the maximum EN pin low-level input voltage (see the *Electrical Characteristics* table). When disabled, the pass transistor is turned off, internal circuits are shutdown, and the output voltage is actively discharged to ground by an internal discharge circuit from the output to ground.

# 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

#### 8.1.1 Recommended Capacitor Types

The device is designed to be stable using low equivalent series resistance (ESR) ceramic capacitors at the input and output. Multilayer ceramic capacitors have become the industry standard for these types of applications and are recommended, but must be used with good judgment. Ceramic capacitors that employ X7R-, X5R-, and C0G-rated dielectric materials provide relatively good capacitive stability across temperature, whereas the use of Y5V-rated capacitors is discouraged because of large variations in capacitance.

Regardless of the ceramic capacitor type selected, the effective capacitance varies with operating voltage and temperature. As a rule of thumb, expect the effective capacitance to decrease by as much as 50%. The input and output capacitors recommended in the *Recommended Operating Conditions* table account for an effective capacitance of approximately 50% of the nominal value.

#### 8.1.2 Input and Output Capacitor Requirements

Although an input capacitor is not required for stability, good analog design practice is to connect a capacitor from IN to GND. This capacitor counteracts reactive input sources and improves transient response, input ripple, and PSRR. An input capacitor is recommended if the source impedance is more than 0.5  $\Omega$ . A higher value capacitor may be necessary if large, fast rise-time load or line transients are anticipated or if the device is located several inches from the input power source.

Dynamic performance of the device is improved with the use of an output capacitor. Use an output capacitor within the range specified in the *Recommended Operating Conditions* table for stability.

#### 8.1.3 Load Transient Response

The load-step transient response is the output voltage response by the LDO to a step in load current, whereby output voltage regulation is maintained. There are two key transitions during a load transient response: the transition from a light to a heavy load and the transition from a heavy to a light load. The regions shown in Figure 58 are broken down as follows. Regions A, E, and H are where the output voltage is in steady-state.




Figure 58. Load Transient Waveform

During transitions from a light load to a heavy load, the:

- Initial voltage dip is a result of the depletion of the output capacitor charge and parasitic impedance to the output capacitor (region B)
- Recovery from the dip results from the LDO increasing its sourcing current, and leads to output voltage regulation (region C)

#### **Application Information (continued)**

During transitions from a heavy load to a light load, the:

- Initial voltage rise results from the LDO sourcing a large current, and leads to the output capacitor charge to increase (region F)
- Recovery from the rise results from the LDO decreasing its sourcing current in combination with the load discharging the output capacitor (region G)

A larger output capacitance reduces the peaks during a load transient but slows down the response time of the device. A larger DC load also reduces the peaks because the amplitude of the transition is lowered and a higher current discharge path is provided for the output capacitor.

#### 8.1.4 Undervoltage Lockout (UVLO) Operation

The UVLO circuit ensures that the device stays disabled before its input supply reaches the minimum operational voltage range, and ensures that the device shuts down when the input supply collapses. Figure 59 shows the UVLO circuit response to various input voltage events. The diagram can be separated into the following parts:

- Region A: The device does not start until the input reaches the UVLO rising threshold.
- Region B: Normal operation, regulating device.
- Region C: Brownout event above the UVLO falling threshold (UVLO rising threshold UVLO hysteresis). The
  output may fall out of regulation but the device remains enabled.
- Region D: Normal operation, regulating device.
- Region E: Brownout event below the UVLO falling threshold. The device is disabled in most cases and the
  output falls because of the load and active discharge circuit. The device is reenabled when the UVLO rising
  threshold is reached by the input voltage and a normal start-up follows.
- Region F: Normal operation followed by the input falling to the UVLO falling threshold.
- Region G: The device is disabled when the input voltage falls below the UVLO falling threshold to 0 V. The
  output falls because of the load and active discharge circuit.




Figure 59. Typical UVLO Operation

#### 8.1.5 Power Dissipation (P<sub>D</sub>)

Circuit reliability demands that proper consideration be given to device power dissipation, location of the circuit on the printed circuit board (PCB), and correct sizing of the thermal plane. The PCB area around the regulator must be as free as possible of other heat-generating devices that cause added thermal stresses.

As a first-order approximation, power dissipation in the regulator depends on the input-to-output voltage difference and load conditions. Use Equation 2 to approximate  $P_D$ :

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
 (2)

Power dissipation can be minimized, and thus greater efficiency achieved, by proper selection of the system voltage rails. Proper selection allows the minimum input-to-output voltage differential to be obtained. The low dropout of the TPS7A02 allows for maximum efficiency across a wide range of output voltages.

The main heat conduction path for the device is through the thermal pad on the package. As such, the thermal pad must be soldered to a copper pad area under the device. This pad area contains an array of plated vias that conduct heat to any inner plane areas or to a bottom-side copper plane.

#### **Application Information (continued)**

The maximum power dissipation determines the maximum allowable junction temperature  $(T_J)$  for the device. According to Equation 3, power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance  $(R_{\theta JA})$  of the combined PCB and device package and the temperature of the ambient air  $(T_A)$ . Equation 4 rearranges Equation 3 for output current.

$$T_{J} = T_{A} + (R_{\theta JA} \times P_{D}) \tag{3}$$

$$I_{OUT} = (T_J - T_A) / [R_{\theta JA} \times (V_{IN} - V_{OUT})]$$
(4)

Unfortunately, this thermal resistance  $(R_{\theta JA})$  is highly dependent on the heat-spreading capability built into the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The  $R_{\theta JA}$  recorded in the *Thermal Information* table is determined by the JEDEC standard, PCB, and copper-spreading area, and is only used as a relative measure of package thermal performance. For a well-designed thermal layout,  $R_{\theta JA}$  is actually the sum of the X2SON package junction-to-case (bottom) thermal resistance  $(R_{\theta JC(bot)})$  plus the thermal resistance contribution by the PCB copper.

#### 8.1.5.1 Estimating Junction Temperature

The JEDEC standard now recommends the use of psi  $(\Psi)$  thermal metrics to estimate the junction temperatures of the LDO when in-circuit on a typical PCB board application. These metrics are not strictly speaking thermal resistances, but rather offer practical and relative means of estimating junction temperatures. These psi metrics are determined to be significantly independent of the copper-spreading area. The key thermal metrics  $(\Psi_{JT}$  and  $\Psi_{JB})$  are used in accordance with Equation 5 and are given in the *Thermal Information* table.

$$\Psi_{JT}$$
:  $T_J = T_T + \Psi_{JT} \times P_D$  and  $\Psi_{JB}$ :  $T_J = T_B + \Psi_{JB} \times P_D$ 

where:

- P<sub>D</sub> is the power dissipated as explained in Equation 2
- T<sub>T</sub> is the temperature at the center-top of the device package, and
- T<sub>B</sub> is the PCB surface temperature measured 1 mm from the device package and centered on the package edge
   (5)

#### 8.1.5.2 Recommended Area for Continuous Operation

The operational area of an LDO is limited by the dropout voltage, output current, junction temperature, and input voltage. The recommended area for continuous operation for a linear regulator is given in Figure 60 and can be separated into the following parts:

- Dropout voltage limits the minimum differential voltage between the input and the output (V<sub>IN</sub> V<sub>OUT</sub>) at a given output current level. See the *Dropout Operation* section for more details.
- The rated output currents limits the maximum recommended output current level. Exceeding this rating
  causes the device to fall out of specification.
- The rated junction temperature limits the maximum junction temperature of the device. Exceeding this rating
  causes the device to fall out of specification and reduces long-term reliability.
  - The shape of the slope is given by Equation 4. The slope is nonlinear because the maximum rated junction temperature of the LDO is controlled by the power dissipation across the LDO; thus when V<sub>IN</sub> V<sub>OLIT</sub> increases the output current must decrease.
- The rated input voltage range governs both the minimum and maximum of V<sub>IN</sub> V<sub>OUT</sub>.

#### **Application Information (continued)**

Figure 60 shows the recommended area of operation for this device on a JEDEC-standard high-K board with a  $R_{\theta,JA}$  as given in the *Thermal Information* table.




Figure 60. Region Description of Continuous Operation Regime

# 8.2 Typical Application




Figure 61. Operation From a Battery Input Supply

#### 8.2.1 Design Requirements

**Table 2. Design Parameters** 

PARAMETER	DESIGN REQUIREMENT					
Input voltage	1.8 V to 3.0 V (two 1.5-V batteries)					
Output voltage	1.0 V, ±1%					
Input current	200 mA, maximum					
Output load	10-mA DC					
Maximum ambient temperature	70°C					

#### 8.2.2 Detailed Design Procedure

For this design example, the 1.0-V, fixed-version TPS7A0210 is selected. A dual AA Alkaline battery was used, thus a 1.0- $\mu$ F input capacitor is recommended to minimize transient currents drawn from the battery. A 1.0- $\mu$ F output capacitor is also recommended for excellent load transient response. The dropout voltage (V<sub>DO</sub>) is kept within the TPS7A02 dropout voltage specification for the 1.0-V output voltage option to keep the device in regulation under all load and temperature conditions for this design. Use the recommend 1- $\mu$ F input and output capacitor because the input source has a high equivalent series resistor (ESR) of 600 m $\Omega$  (typ). The very small ground current consumed by the regulator maintains a high current efficiency as compared to the load current consumed by the system, as shown in Figure 62 which allows for long battery life. Equation 6 can be used to calculate the current efficiency (I<sub>n</sub>) of this system.

$$I_{n}(\%) = I_{OUT} / (I_{OUT} + I_{O}) \times 100$$
 (6)

# 8.2.3 Application Curve




Figure 62. Current Efficiency vs I<sub>OUT</sub> and Temperature

# 9 Power Supply Recommendations

This device is designed to operate from an input supply voltage range of 1.5 V to 6.0 V. The input supply must be well regulated and free of spurious noise. To ensure that the output voltage is well regulated and dynamic performance is optimum, the input supply must be at least  $V_{OUT(nom)} + 0.5$  V. TI highly recommends using a 1- $\mu$ F or greater input capacitor to reduce the impedance of the input supply, especially during transients.

# 10 Layout

# 10.1 Layout Guidelines

- Place input and output capacitors as close to the device as possible.
- Use copper planes for device connections to optimize thermal performance.
- Place thermal vias around the device to distribute the heat.
- Do not place a thermal via directly beneath the thermal pad of the DQN package. A via can wick solder or solder paste away from the thermal pad joint during the soldering process, leading to a compromised solder joint on the thermal pad.

# 10.2 Layout Examples




Figure 63. Layout Example for the DQN Package




Figure 64. Layout Example for the DBV Package




Figure 65. Layout Example for the YCH Package

#### 11 Device and Documentation Support

#### 11.1 Device Support

#### 11.1.1 Device Nomenclature

Table 3. Device Nomenclature (1)(2)

PRODUCT	V <sub>OUT</sub>
TPS7A02 <b>xx(x)Pyyyz</b>	<ul> <li>XX(X) is the nominal output voltage. For output voltages with a resolution of 100 mV, two digits are used in the ordering number; otherwise, three digits are used (for example, 28 = 2.8 V; 125 = 1.25 V).</li> <li>P indicates an active output discharge feature. All members of the TPS7A02 family actively discharge the output when the device is disabled.</li> <li>YYY is the package designator.</li> <li>Z is the package quantity. R is for reel (3000 pieces), T is for tape (250 pieces).</li> </ul>

- For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder on www.ti.com.
- (2) Output voltages from 1.0 V to 3.3 V in 50-mV increments are available. Contact the factory for details and availability.

# 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 11.3 Community Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 11.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

# 11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

# PACKAGE OPTION ADDENDUM

31-Aug-2022

# **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS7A0210PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	GH	Samples
TPS7A0212PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	21GF	Samples
TPS7A0212PYCHR	ACTIVE	DSBGA	YCH	4	12000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	A	Samples
TPS7A0215PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	21KF	Samples
TPS7A0215PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	F3	Samples
TPS7A02175PYCHR	ACTIVE	DSBGA	YCH	4	12000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	S	Samples
TPS7A02185PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	НО	Samples
TPS7A0218DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	2CDT	Samples
TPS7A0218PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	21LF	Samples
TPS7A0218PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	F4	Samples
TPS7A0218PYCHR	ACTIVE	DSBGA	YCH	4	12000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	В	Samples
TPS7A0220PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	22MT	Samples
TPS7A0220PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	F5	Samples
TPS7A0222DQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	IN	Samples
TPS7A0222PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	21HF	Samples
TPS7A0222PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	GI	Samples
TPS7A0223PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	21IF	Samples
TPS7A0223PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	F6	Samples
TPS7A0225PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	21DF	Samples
TPS7A0225PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	F7	Samples

# PACKAGE OPTION ADDENDUM

31-Aug-2022

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS7A0225PYCHR	ACTIVE	DSBGA	YCH	4	12000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	С	Samples
TPS7A0228DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	29PT	Samples
TPS7A0228DQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	IE	Samples
TPS7A0228PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	21EF	Samples
TPS7A0228PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	F8	Samples
TPS7A0228PYCHR	ACTIVE	DSBGA	YCH	4	12000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	D	Samples
TPS7A0230PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	21MF	Samples
TPS7A0230PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	F9	Samples
TPS7A0230PYCHR	ACTIVE	DSBGA	YCH	4	12000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	F	Samples
TPS7A0231PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	GJ	Samples
TPS7A0233DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	29QT	Samples
TPS7A0233DQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	IF	Samples
TPS7A0233PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	21FF	Samples
TPS7A0233PDQNR	ACTIVE	X2SON	DQN	4	3000	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	FA	Samples
TPS7A0233PYCHR	ACTIVE	DSBGA	YCH	4	12000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 125	G	Samples
TPS7A0236PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	(21FF, 21JF)	Samples

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

# PACKAGE OPTION ADDENDUM

31-Aug-2022

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# TAPE AND REEL INFORMATION



# TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A0210PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A0210PDQNR	X2SON	DQN	4	3000	178.0	8.4	1.13	1.13	0.53	4.0	8.0	Q2
TPS7A0212PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS7A0212PYCHR	DSBGA	YCH	4	12000	180.0	8.4	0.72	0.72	0.42	2.0	8.0	Q1
TPS7A0215PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS7A0215PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A0215PDQNR	X2SON	DQN	4	3000	178.0	8.4	1.13	1.13	0.53	4.0	8.0	Q2
TPS7A02175PYCHR	DSBGA	YCH	4	12000	180.0	8.4	0.72	0.72	0.42	2.0	8.0	Q1
TPS7A02185PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A02185PDQNR	X2SON	DQN	4	3000	178.0	8.4	1.13	1.13	0.53	4.0	8.0	Q2
TPS7A0218DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS7A0218PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS7A0218PDQNR	X2SON	DQN	4	3000	178.0	8.4	1.13	1.13	0.53	4.0	8.0	Q2
TPS7A0218PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A0218PYCHR	DSBGA	YCH	4	12000	180.0	8.4	0.72	0.72	0.42	2.0	8.0	Q1
TPS7A0220PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS7A0220PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A0220PDQNR	X2SON	DQN	4	3000	178.0	8.4	1.13	1.13	0.53	4.0	8.0	Q2

# **PACKAGE MATERIALS INFORMATION**

13-Feb-2022

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A0222DQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A0222PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS7A0222PDQNR	X2SON	DQN	4	3000	178.0	8.4	1.13	1.13	0.53	4.0	8.0	Q2
TPS7A0222PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A0223PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS7A0223PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A0223PDQNR	X2SON	DQN	4	3000	178.0	8.4	1.13	1.13	0.53	4.0	8.0	Q2
TPS7A0225PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A0225PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS7A0225PDQNR	X2SON	DQN	4	3000	178.0	8.4	1.13	1.13	0.53	4.0	8.0	Q2
TPS7A0225PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A0225PYCHR	DSBGA	YCH	4	12000	180.0	8.4	0.72	0.72	0.42	2.0	8.0	Q1
TPS7A0228DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS7A0228DQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A0228PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS7A0228PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS7A0228PDQNR	X2SON	DQN	4	3000	178.0	8.4	1.13	1.13	0.53	4.0	8.0	Q2
TPS7A0228PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A0228PYCHR	DSBGA	YCH	4	12000	180.0	8.4	0.72	0.72	0.42	2.0	8.0	Q1
TPS7A0230PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS7A0230PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A0230PDQNR	X2SON	DQN	4	3000	178.0	8.4	1.13	1.13	0.53	4.0	8.0	Q2
TPS7A0230PYCHR	DSBGA	YCH	4	12000	180.0	8.4	0.72	0.72	0.42	2.0	8.0	Q1
TPS7A0231PDQNR	X2SON	DQN	4	3000	178.0	8.4	1.13	1.13	0.53	4.0	8.0	Q2
TPS7A0231PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A0233DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS7A0233DQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A0233PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS7A0233PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
TPS7A0233PDQNR	X2SON	DQN	4	3000	178.0	8.4	1.13	1.13	0.53	4.0	8.0	Q2
TPS7A0233PYCHR	DSBGA	YCH	4	12000	180.0	8.4	0.72	0.72	0.42	2.0	8.0	Q1
TPS7A0236PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7A0210PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TPS7A0210PDQNR	X2SON	DQN	4	3000	205.0	200.0	33.0
TPS7A0212PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS7A0212PYCHR	DSBGA	YCH	4	12000	182.0	182.0	20.0
TPS7A0215PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS7A0215PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TPS7A0215PDQNR	X2SON	DQN	4	3000	205.0	200.0	33.0
TPS7A02175PYCHR	DSBGA	YCH	4	12000	182.0	182.0	20.0
TPS7A02185PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TPS7A02185PDQNR	X2SON	DQN	4	3000	205.0	200.0	33.0
TPS7A0218DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS7A0218PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS7A0218PDQNR	X2SON	DQN	4	3000	205.0	200.0	33.0
TPS7A0218PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TPS7A0218PYCHR	DSBGA	YCH	4	12000	182.0	182.0	20.0
TPS7A0220PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS7A0220PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TPS7A0220PDQNR	X2SON	DQN	4	3000	205.0	200.0	33.0
TPS7A0222DQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TPS7A0222PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0


# **PACKAGE MATERIALS INFORMATION**

13-Feb-2022

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7A0222PDQNR	X2SON	DQN	4	3000	205.0	200.0	33.0
TPS7A0222PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TPS7A0223PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS7A0223PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TPS7A0223PDQNR	X2SON	DQN	4	3000	205.0	200.0	33.0
TPS7A0225PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A0225PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS7A0225PDQNR	X2SON	DQN	4	3000	205.0	200.0	33.0
TPS7A0225PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TPS7A0225PYCHR	DSBGA	YCH	4	12000	182.0	182.0	20.0
TPS7A0228DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS7A0228DQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TPS7A0228PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS7A0228PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS7A0228PDQNR	X2SON	DQN	4	3000	205.0	200.0	33.0
TPS7A0228PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TPS7A0228PYCHR	DSBGA	YCH	4	12000	182.0	182.0	20.0
TPS7A0230PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS7A0230PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TPS7A0230PDQNR	X2SON	DQN	4	3000	205.0	200.0	33.0
TPS7A0230PYCHR	DSBGA	YCH	4	12000	182.0	182.0	20.0
TPS7A0231PDQNR	X2SON	DQN	4	3000	205.0	200.0	33.0
TPS7A0231PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TPS7A0233DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS7A0233DQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TPS7A0233PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TPS7A0233PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TPS7A0233PDQNR	X2SON	DQN	4	3000	205.0	200.0	33.0
TPS7A0233PYCHR	DSBGA	YCH	4	12000	182.0	182.0	20.0
TPS7A0236PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0



SMALL OUTLINE TRANSISTOR



# NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

SMALL OUTLINE TRANSISTOR



NOTES: (continued)


<sup>7.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

<sup>8.</sup> Board assembly site may have different recommendations for stencil design.



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

PLASTIC SMALL OUTLINE - NO LEAD




#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2.
- This drawing is subject to change without notice.

  The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.
- Features may not exist. Recommend use of pin 1 marking on top of package for orientation purposes.
- Shape of exposed side leads may differ.
- Number and location of exposed tie bars may vary.


PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- 7. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 8. If any vias are implemented, it is recommended that vias under paste be filled, plugged or tented.

PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



DIE SIZE BALL GRID ARRAY




# NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.


DIE SIZE BALL GRID ARRAY



NOTES: (continued)

Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. See Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009).

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.