BQ25618/619 I²C Controlled 1-Cell 1.5-A Battery Charger with 20-mA Termination and 1-A Boost Operation

1 Features

- Single chip solution to charge wearable accessories from adapter or battery
- High-efficiency, 1.5-MHz, synchronous switchmode buck charger
 - 95.5% charge efficiency at 0.5 A and 94.5% efficiency at 1 A
 - ±0.5% charge voltage regulation (10-mV step)
 - I²C programmable JEITA profile of charge voltage, current and temperature thresholds
 - Low termination current with high accuracy 20 mA+10 mA
 - Small inductor form factor of 2.5 x 2.0 x 1.0 mm³
- Boost mode with output from 4.6 V to 5.15 V
 - 94% boost efficiency at 1-A output
 - Integrated control to switch between Charge and Boost mode
 - PMID_GOOD pin control external PMOS FET for protection against fault conditions
- Single input supporting USB input, high-voltage adapter, or wireless power
 - Support 4-V to 13.5-V input voltage range with 22-V absolute max input rating
 - Programmable input current limit (IINDPM) with I²C (100 mA to 3.2 A, 100-mA/step)
 - Maximum power tracking by input voltage limit (VINDPM) up to 5.4 V
 - VINDPM threshold automatically tracks battery voltage
- Narrow VDC (NVDC) power path management
 - System instant-on with no battery or deeply discharged battery
- Flexible I²C configuration and autonomous charging for optimal system performance
- High integration includes all MOSFETs, current sensing and loop compensation
- Low R_{DSON} 19.5-mΩ BATFET to minimize charging loss and extend battery run time
 - BATFET control for Ship mode, and full system reset with and without adapter
- 7-µA low battery leakage current in Ship mode
- 9.5-µA low battery leakage current with system standby
- · High accuracy battery charging profile
 - ±6% charge current regulation
 - ±7.5% input current regulation
 - Remote battery sensing to charge faster

- Programmable top-off timer for full battery charging
- · Safety Related Certifications:
 - IEC 62368-1 CB Certification

2 Applications

- · Consumer wearables, smartwatch
- Personal care and fitness
- Headsets/headphone
- · Earbuds (True Wireless or TWS) charging case
- Hearing aids charging case


3 Description

The BQ25618/619 integrates charge, boost converter and voltage protection in a single device. It offers the industry's lowest termination current for switching chargers to charge wearable devices by full battery capacity. The BQ25618/619 best-in-class low quiescent current reduces battery leakage down to 6 uA in Ship mode, which conserves battery energy to double the shelf life for the device. BQ25619 is in 4x4 QFN package for easy layout. BQ25618 is in 2.0x2.4mm2 WCSP package for space limited design.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
BQ25618	DSBGA (30)	2.00 mm × 2.40 mm
BQ25619	WQFN (24)	4.00 mm × 4.00 mm

 For all available packages, see the orderable addendum at the end of the data sheet.



Simplified Application

Table of Contents

1 Features	1	8.4 Device Functional Modes	31
2 Applications	1	8.5 Register Maps	32
3 Description	1	9 Application and Implementation	46
4 Revision History		9.1 Application Information	46
5 Description (continued)	3	9.2 Typical Application	46
6 Pin Configuration and Functions	4	10 Power Supply Recommendations	50
7 Specifications	7	11 Layout	
7.1 Absolute Maximum Ratings	7	11.1 Layout Guidelines	51
7.2 ESD Ratings	7	11.2 Layout Example	51
7.3 Recommended Operating Conditions	7	12 Device and Documentation Support	<mark>53</mark>
7.4 Thermal Information	8	12.1 Device Support	53
7.5 Thermal Information	8	12.2 Documentation Support	53
7.6 Electrical Characteristics	8	12.3 Receiving Notification of Documentation	Updates53
7.7 Timing Requirements	13	12.4 Support Resources	<u>53</u>
7.8 Typical Characteristics	14	12.5 Trademarks	53
8 Detailed Description		12.6 Electrostatic Discharge Caution	<mark>53</mark>
8.1 Overview		12.7 Glossary	
8.2 Functional Block Diagram	16	13 Mechanical, Packaging, and Orderable	
8.3 Feature Description	17	Information	54
4 Revision History			
NOTE: Page numbers for previous revision	•	rom page numbers in the current version.	Page
NOTE: Page numbers for previous revision Changes from Revision C (June 2021)	to Revision D	(December 2021)	Page 13
NOTE: Page numbers for previous revision Changes from Revision C (June 2021) Deleted t _{SU_STA} , t _{HD_DAT} , t _{rDA} , and t _{fDA}	to Revision D from Timing R	(December 2021) equirements	13
NOTE: Page numbers for previous revision Changes from Revision C (June 2021) Deleted t _{SU_STA} , t _{HD_DAT} , t _{rDA} , and t _{fDA} Changes from Revision B (September Added Safety Related Certifications: I	to Revision D from Timing R 2019) to Revis EC 62368-1 CE	(December 2021)	Page
NOTE: Page numbers for previous revision Changes from Revision C (June 2021) Deleted t _{SU_STA} , t _{HD_DAT} , t _{rDA} , and t _{fDA} Changes from Revision B (September Added Safety Related Certifications: I Changed REG2 ICHG[5:0] 111100: 14	to Revision D from Timing R 2019) to Revis EC 62368-1 CE 30 mA to 11111	(December 2021) equirements sion C (June 2021) 3 Certification	Page13
Changes from Revision C (June 2021) Deleted t _{SU_STA} , t _{HD_DAT} , t _{rDA} , and t _{fDA} Changes from Revision B (September Added Safety Related Certifications: I Changed REG2 ICHG[5:0] 111100: 14 32 Changes from Revision A (July 2019) 1	to Revision D from Timing R 2019) to Revis EC 62368-1 CE 30 mA to 11111	(December 2021) equirements	Page13 1500 mA
Changes from Revision C (June 2021) Deleted t _{SU_STA} , t _{HD_DAT} , t _{rDA} , and t _{fDA} Changes from Revision B (September Added Safety Related Certifications: I Changed REG2 ICHG[5:0] 111100: 14 32 Changes from Revision A (July 2019) 1 Added BQ25618	to Revision D from Timing R 2019) to Revis EC 62368-1 CE 30 mA to 11111	(December 2021) equirements	Page13 1500 mA Page1

5 Description (continued)

The BQ25619/618 is a highly integrated 1.5-A switch-mode battery charge management and system power path management device for Li-ion and Li-polymer battery. It features fast charging with high input voltage support for a wide range of applications including wearables, and earphone charging case. Its low impedance power path optimizes switch-mode operation efficiency, reduces battery charging time, and extends battery run time during discharging phase. Its input voltage and current regulation, low termination current, and battery remote sensing deliver maximum charging power to the battery. The solution is highly integrated with input reverse-blocking FET (RBFET, Q1), high-side switching FET (HSFET, Q2), low-side switching FET (LSFET, Q3), and battery FET (BATFET, Q4) between system and battery. It also integrates the bootstrap diode for the high-side gate drive for simplified system design. The I²C serial interface with charging and system settings makes the device a truly flexible solution.

The device supports a wide range of input sources, including standard USB host port, USB charging port, USB compliant high voltage adapter and wireless power. It is compliant with USB 2.0 and USB 3.0 power spec with input current and voltage regulation. The device takes the result from the detection circuit in the system, such as USB PHY device.

The device integrates the buck charger and boost regulator into one solution with single inductor. The Boost mode supplies 5 V (adjustable 4.6 V/4.75 V/5 V/5.15 V) on PMID pin. Boost mode is used to save BOM and charge another battery by control of PMID_GOOD. The PMID_GOOD pin is used to drive the external PMOS FET to disconnect boost output PMID from the attached accessories.

The power path management regulates the system slightly above battery voltage but does not drop below 3.5-V minimum system voltage (programmable) with adapter applied. With this feature, the system maintains operation even when the battery is completely depleted or removed. When the input current limit or voltage limit is reached, the power path management automatically reduces the charge current. As the system load continues to increase, the battery starts to discharge the battery until the system power requirement is met. This supplement mode prevents overloading the input source.

The device initiates and completes a charging cycle without software control. It senses the battery voltage and charges the battery in three phases: pre-conditioning, constant current and constant voltage. At the end of the charging cycle, the charger automatically terminates when the charge current is below a preset limit and the battery voltage is higher than the recharge threshold. If the fully charged battery falls below the recharge threshold, the charger automatically starts another charging cycle.

The charger provides various safety features for battery charging and system operations, including battery negative temperature coefficient thermistor monitoring, charging safety timer and overvoltage and overcurrent protections. Thermal regulation reduces charge current when the junction temperature exceeds 110°C. The status register reports the charging status and any fault conditions. With I^2C , the VBUS_GD bit indicates if a good power source is present, and the \overline{INT} output immediately notifies host when a fault occurs.

The device also provides the $\overline{\text{QON}}$ pin for BATFET enable and reset control to exit low power Ship mode or full system reset function.

The BQ25619 device is available in 24-pin, 4 mm \times 4 mm \times 0.75 mm thin WQFN package and BQ25618 is available in 30-ball, 2.0 mm \times 2.4 mm WCSP package.

6 Pin Configuration and Functions




Figure 6-1. BQ25618 YFF Package 30-Pin WCSP Top View




Figure 6-2. BQ25619 RTW Package 24-Pin WQFN Top View

Table 6-1. Pin Functions

PIN					
NAME	BQ25618 NO.	BQ25619 NO.	TYPE ⁽¹⁾	DESCRIPTION	
		13	_	Battery connection point to the positive terminal of the battery pack. The internal	
BAT	C1, D1, E1, F1	14	P	current sensing resistor is connected between SYS and BAT. Connect a 10 μF closely to the BAT pin.	
BATSNS	F3	10	AIO	Battery voltage sensing pin for charge voltage regulation. In order to minimize the parasitic trace resistance during charging, BATSNS pin is connected to the positive terminal of battery pack as close as possible. If BATSNS pin is open or short to ground, BATSNS_STAT bit is set to 1 and charger regulates the battery voltage through BAT pin.	
BTST	С3	21	Р	PWM high-side driver positive supply. Internally, the BTST is connected to the cathode of the boot-strap diode. Connect the 0.047-µF bootstrap capacitor from SW to BTST.	
CE	E3	9	DI	Charge enable pin. When this pin is driven LOW, battery charging is enabled.	
GND	A1, B1	17	- P	Ground	
0.12	711, 21	18			
INT	F4	7	DO	Open-drain interrupt output. Connect the $\overline{\text{INT}}$ to a logic rail through a 10-k Ω resistor. The $\overline{\text{INT}}$ pin sends an active low, 256- μ s pulse to the host to report charger device status and fault.	
NC	B5	8		Not connected	
PMID	A3, B3	23	DO	Boost mode output. Connected to the drain of the reverse blocking MOSFET (RBFET) and the drain of HSFET. Consider the total input capacitance, put 1 μF on VBUS to GND, and the rest capacitance on PMID to GND (typical 2x4.7 μF plus 1 nF).	
PMID_GOOD	D5	3	DO	Open drain active high PMID good indicator. Connect to the pullup rail REGN through 10-k Ω resistor. HIGH indicates PMID voltage is below 5.2 V and the current through Q1 is below 110% of input current limit. This signal can be used to drive external PMOS FET to disconnect the PMID under charging load when Boost mode output voltage is too high or output current is too high.	
PSEL	C5	2	DI	Power source selection input. HIGH indicates 500-mA input current limit. LOW indicates 2.4-A input current limit. Once the device gets into Host mode, the host can program a different input current limit to the IINDPM register.	
QON	D4	12	DI	BATFET enable/reset control input. When the BATFET is in Ship mode, a logic LOW of t _{SHIPMODE} duration turns on BATFET to exit Ship mode. When the BATFET is not in Ship mode, a logic LOW of t _{QON_RST} (minimum 8 s) duration resets SYS (system power) by turning BATFET off for t _{BATFET_RST} (minimum 250 ms) and then re-enables BATFET to provide full system power reset. The host chooses the BATFET reset function with VBUS unplug or not through I ² C bit BATFET_RST_WVBUS. The pin is pulled up to V _{BAT} through 200 kΩ to maintain default HIGH logic during Ship mode. It has an internal clamp to 6.5 V.	
REGN	C4	22	Р	PWM low-side driver positive supply output. Internally, REGN is connected to the anode of the bootstrap diode. Connect a 4.7-μF (10-V rating) ceramic capacitor from REGN to analog GND. The capacitor should be placed close to the IC.	
SCL	F5	5	DI	l ² C interface clock. Connect SCL to the logic rail through a 10-kΩ resistor.	
SDA	E4	6	DIO	I^2 C interface data. Connect SDA to the logic rail through a 10-kΩ resistor.	
STAT	E5	4	DO	Open-drain interrupt output. Connect the STAT pin to a logic rail via $10\text{-}k\Omega$ resistor. The STAT pin indicates charger status. Charge in progress: LOW Charge complete or charger in Sleep mode: HIGH Charge suspend (fault response): Blink at 1 Hz	
		19		Switching node connecting to output inductor. Internally SW is connected to the	
SW	A2, B2	20	P	source of the n-channel HSFET and the drain of the n-channel LSFET. Connect the 0.047-µF bootstrap capacitor from SW to BTST.	
		15		Converter output connection point. The internal current sensing resistor is	
SYS	C2, D2, E2, F2	16	Р	connected between SYS and BAT. Connect a 10 µF (min) closely to the SYS pin.	
тѕ	D3	11	AI	Battery temperature qualification voltage input. Connect a negative temperature coefficient thermistor (NTC). Program temperature window with a resistor divider from REGN to TS to GND. Charge and Boost mode suspend when TS pin voltage is out of range. When TS pin is not used, connect a 10-kΩ resistor from REGN to TS and a 10-kΩ resistor from TS to GND or set TS_IGNORE to HIGH to ignore TS pin. It is recommended to use a 103AT-2 thermistor.	
VAC	A5	1	Al	Input voltage sensing. This pin must be tied to VBUS.	
		I.			

Table 6-1. Pin Functions (continued)

	(00110110101010101010101010101010101010					
	PIN			DESCRIPTION		
NAME	BQ25618 NO.	BQ25619 NO.	TYPE ⁽¹⁾	DESCRIPTION		
VBUS	A4, B4	24	Р	Charger input voltage. The internal n-channel reverse block MOSFET (RBFET) is connected between VBUS and PMID with VBUS on source. Place a 1-uF ceramic capacitor from VBUS to GND and place it as close as possible to IC.		
Thermal Pad	_	_	Р	Ground reference for the device that is also the thermal pad used to conduct heat from the device. This connection serves two purposes. The first purpose is to provide an electrical ground connection for the device. The second purpose is to provide a low thermal-impedance path from the device die to the PCB. This pad should be tied externally to a ground plane.		

⁽¹⁾ Al = Analog input, AO = Analog Output, AIO = Analog input Output, DI = Digital input, DO = Digital Output, DIO = Digital input Output, P = Power

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Voltage	VAC (converter not switching)	-2	22	V
Voltage	VBUS (converter not switching)	-2	22	V
Voltage	PMID (converter not switching)	-0.3	22	V
Voltage	SW	-0.3	16	V
Voltage	BAT, SYS (converter not switching)	-0.3	17	V
Voltage	BTST	-0.3	22	V
Voltage	BATSNS (converter not switching)	-0.3	7	V
Voltage	PSEL, STAT, SCL, SDA, ĪNT, PMID_GOOD, CE, TS, QON	-0.3	7	V
Output Sink Current	SDA, STAT, ĪNT, PMID_GOOD		6	mA
TJ	Junction temperature	-40	150	°C
T _{stg}	Storage temperature	-55	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	V
V _(ESD)	Liectiostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±250	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{VBUS}	Input voltage	4		13.5	V
V_{BAT}	Battery voltage			4.52	V
I _{VBUS}	Input current			3.2	Α
I _{SW}	Output current (SW)			1.8	Α
I _{BAT}	Fast charging current			1.5	Α
I _{BAT}	RMS discharge current			5	Α
T _A	Ambient temperature	-40		85	°C
L	Inductance		1	2.2	μH
C _{VBUS}	VBUS capacitance		1		μF
C _{PMID}	PMID capacitance		10		μF
C _{SYS}	SYS capacitance		10		μF
C _{BAT}	BAT capacitance		10		μF
C _{REGN}	REGN capacitance		4.7		μF

7.4 Thermal Information

		BQ25618	
	THERMAL METRIC ⁽¹⁾	YFF (DSBGA)	UNIT
		30 Balls	
$R_{\theta JA}$	Junction-to-ambient thermal resistance (JEDEC ⁽¹⁾)	58.8	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	0.2	°C/W
R _{0JB}	Junction-to-board thermal resistance	8.3	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	1.4	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	8.3	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.5 Thermal Information

		BQ25619	
	THERMAL METRIC ⁽¹⁾	RTW (WQFN)	UNIT
		24 Pins	
R _{0JA}	Junction-to-ambient thermal resistance (JEDEC ⁽¹⁾)	35.6	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	22.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	11.9	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.2	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	12	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	2.6	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.6 Electrical Characteristics

 $V_{VBUS_UVLOZ} < V_{VBUS_OV}$ and $V_{VBUS} > V_{BAT} + V_{SLEEP}$, $T_J = -40^{\circ}C$ to +125°C, and $T_J = 25^{\circ}C$ for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
QUIESCENT CUI	RRENTS					
I _{Q_BAT}	Quiescent battery current (BATSNS, BAT, SYS, SW)	VBAT = 4.5V, VBUS floating or VBUS = 0V - 5V, SCL, SDA = 0V or 1.8V, T _J < 85 °C, BATFET enabled		9.5	15	μΑ
I _{SHIP_BAT}	Shipmode battery current (BATSNS, BAT, SYS, SW)	VBAT = 4.5V, VBUS floating or VBUS = 0V - 5V, SCL, SDA = 0V or 1.8V, T _J < 85 °C, BATFET disabled		7	9.5	μΑ
I _{VBUS}	Input current (VBUS) in buck mode when converter is switching	VBUS=5V, charge disabled, converter switching, ISYS = 0A		2.3		mA
		VAC/VBUS = 5V, HIZ mode, no battery		37	50	μΑ
I _{HIZ_VBUS}	Quiescent input current in HIZ	VAC/VBUS = 12V, HIZ mode, no battery		68	90	μA
I _{BST}	Quiescent battery current (BATSNS, BAT, SYS, SW) in boost mode when converter is switching	VBAT = 4.5V, VBUS = 5V, boost mode enabled, converter switching, I _{PMID} = 0A		2.4		mA
VBUS / VBAT SU	PPLY				'	
V _{VBUS_OP}	VBUS operating range		4		13.5	V
V _{VBUS_UVLOZ}	VBUS rising for active I2C, no battery	VBUS rising		3.3	3.7	V
V _{VBUS_UVLO}	VBUS falling to turnoff I2C, no battery	VBUS falling		3	3.3	V
V _{VBUS_PRESENT}	VBUS to enable REGN	VBUS rising		3.65	3.9	V

 $V_{VBUS_UVLOZ} < V_{VBUS_OV}$ and V_{VBUS_OV} and $V_{VBUS} > V_{BAT} + V_{SLEEP}$, V_{SLEEP} , V_{SLEE

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{VBUS_PRESENTZ}	VBUS to disable REGN	VBUS falling		3.15	3.4	V
V _{SLEEP}	Enter Sleep mode threshold	VBUS falling, VBUS - VBAT, VBAT = 4V	15	60	110	mV
V _{SLEEPZ}	Exit Sleep mode threshold	VBUS rising, VBUS - VBAT, VBAT = 4V	115	220	340	mV
		VAC rising, OVP[1:0]=00	5.45	5.85	6.07	V
	VAC overvoltage rising threshold to	VAC rising, OVP[1:0]=01	6.1	6.4	6.75	V
	turn of switching	VAC rising, OVP[1:0]=10	10.45	11	11.55	V
V_{ACOV}		VAC rising, OVP[1:0]=11 (default)	13.5	14.2	14.85	V
V ACOV		VAC falling, OVP[1:0]=00	5.2	5.6	5.8	V
	VAC overvoltage falling threshold to	VAC falling, OVP[1:0]=01	5.8	6.2	6.45	V
	resume switching	VAC falling, OVP[1:0]=10	10	10.7	11.1	V
		VAC falling, OVP[1:0]=11 (default)	13	13.9	14.5	V
V _{BAT_UVLOZ}	BAT voltage for active I2C, no VBUS	VBAT rising	2.5			V
V _{BAT_DPLZ}	BAT depletion rising threshold to turn on BATFET	VBAT rising	2.35		2.8	V
V_{BAT_DPL}	BAT depletion falling threshold to turn off BATFET	VBAT falling	2.18		2.62	V
V _{POORSRC}	Bad adapter detection threshold	VBUS falling	3.75	3.9	4.0	V
POWER PATH MA	NAGEMENT					
V _{SYS_MIN}	Typical minimum system regulation voltage	VBAT=3.2V < SYS_MIN = 3.5V, ISYS = 0A	3.5	3.65		V
V _{SYS_OVP}	System overvoltage threshold	VREG = 4.35V, Charge disabled, ISYS = 0A		4.7		V
R _{ON_RBFET}	Blocking FET on-resistance (BQ25618)			35		mΩ
R _{ON_RBFET}	Blocking FET on-resistance (BQ25619)			45		mΩ
R _{ON_HSFET}	High-side switching FET on-resistance (BQ25618)			55		mΩ
R _{ON_HSFET}	High-side switching FET on-resistance (BQ25619)			62		mΩ
R _{ON_LSFET}	Low-side switching FET on-resistance (BQ25618)			60		mΩ
R _{ON_LSFET}	Low-side switching FET on-resistance (BQ25619)			71		mΩ
V _{BATFET} _FWD	BATFET forward voltage in supplement mode	BAT discharge current 10mA, converter running		30		mV
BATTERY CHARG	GER					
V _{REG_RANGE}	Typical charge voltage regulation range		3.5		4.52	V
V _{REG_STEP}	Typical charge voltage step	4.3V < VREG < 4.52V		10		mV
V _{REG_ACC}	Charge voltage accuracy	VREG = 4.2V, T _J = -40°C - 85°C	4.183	4.2	4.2168	V
V _{REG_ACC}	Charge voltage accuracy	VREG = 4.35V, T _J = -40°C - 85°C	4.333	4.35	4.367	V
V _{REG_ACC}	Charge voltage accuracy	VREG = 4.45V, T _J = -40°C - 85°C	4.432	4.45	4.468	V
I _{CHG_RANGE}	Typical charge current regulation range		0		1.5	Α
I _{CHG STEP}	Typical charge current regulation step			20		mA
OLIG_OTEF						

 $V_{VBUS_UVLOZ} < V_{VBUS_OV}$ and $V_{VBUS} > V_{BAT} + V_{SLEEP}$, $T_J = -40^{\circ}C$ to +125°C, and $T_J = 25^{\circ}C$ for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		ICHG = 0.24A, VBAT = 3.1V or 3.8V, T _J = -40°C - 85°C	0.216	0.24	0.264	Α
I _{CHG_ACC}	Fast charge current regulation accuracy	ICHG = 0.72A, VBAT = 3.1V or 3.8V, T _J = -40°C - 85°C	0.6768	0.72	0.7632	Α
		ICHG = 1.50A, VBAT = 3.1V or 3.8V, T _J = -40°C - 85°C	1.41	1.5	1.59	Α
I _{PRECHG_RANGE}	Typical pre-charge current range		20		260	mA
I _{PRECHG_STEP}	Typical pre-charge current step			20		mA
1	Precharge current accuracy	VBAT = 2.6V, IPRECHG = 40mA	28	40	52	mA
IPRECHG_ACC	Precharge current accuracy	VBAT = 2.6V, IPRECHG = 120mA	84	120	156	mA
I _{TERM_RANGE}	Typical termination current range		20		260	mA
I _{TERM_STEP}	Typical termination current step			20		mA
	T	ITERM=40mA, ICHG>260mA, VREG=4.35V, T _J = 0°C - 85°C	30	40	50	mA
TERM_ACC	Termination current accuracy	ITERM=20mA, ICHG<260mA, VREG=4.35V, T _J = 0°C - 85°C	10	20	30	mA
V _{BAT_SHORTZ}	Battery short voltage rising threshold to start pre-charge	VBAT rising	2.13	2.25	2.35	V
V _{BAT_SHORT}	Battery short voltage falling threshold to stop pre-charge	VBAT falling	1.85	2	2.15	V
I _{BAT_SHORT}	Battery short trickle charging current	VBAT < V _{BAT_SHORTZ}	15	25	30	mA
	Battery LOWV rising threshold to start fast-charge	VBAT rising	3	3.12	3.24	V
V _{BATLOWV}	Battery LOWV falling threshold to stop fast-charge	VBAT falling	2.7	2.8	2.9	V
\/	Dettem, we show a three-hald	VRECHG=0, VBAT falling (default)	90	120	150	mV
V_{RECHG}	Battery recharge threshold	VRECHG=1, VBAT falling	185	210	245	mV
I _{SYS_LOAD}	System discharge load current during SYSOVP			30		mA
D	Dettem FFT on modistance	T _J = -40°C - 85°C		19.5	26	mΩ
R _{ON_BATFET}	Battery FET on-resistance	T _J = -40°C - 125°C		19.5	30	mΩ
BATTERY OVER	RVOLTAGE PROTECTION				'	
.,	Battery overvoltage rising threshold	VBAT rising, as percentage of VREG	103	104	105	%
V_{BAT_OVP}	Battery overvoltage falling threshold	VBAT falling, as percentage of VREG	101	102	103	%
INPUT VOLTAGI	E / CURRENT REGULATION				'	
V _{INDPM_RANGE}	Typical input voltage regulation range		3.9		5.4	V
V _{INDPM_STEP}	Typical input voltage regulation step			100		mV
V _{INDPM_ACC}	Typical input voltage regulation accuracy		4.365	4.5	4.635	V
V _{INDPM_} TRACK	VINDPM threshold to track battery voltage	VBAT = 4.35V, VINDPM_BAT_TRACK = VBAT+200mV	4.45	4.55	4.74	V
I _{INDPM_RANGE}	Typical input current regulation range		0.1		3.2	Α
I _{INDPM_STEP}	Typical input current regulation step			100		mA
I _{INDPM} ACC	Input current regulation accuracy	IINDPM = 500mA (T _J =-40°C - 85°C)	450	465	500	mA
I _{INDPM_ACC}	Input current regulation accuracy	IINDPM = 900mA (T _J =-40°C-85°C)	750	835	900	mA
I _{INDPM_ACC}	Input current regulation accuracy	IINDPM = 1500mA (T _J =-40°C-85°C)	1300	1390	1500	mA
	ULATION AND THERMAL SHUTDOWN	(0 2 2 2 2 7)				

 $V_{VBUS_UVLOZ} < V_{VBUS_OV}$ and $V_{VBUS} > V_{BAT} + V_{SLEEP}$, $T_J = -40^{\circ}\text{C}$ to +125°C, and $T_J = 25^{\circ}\text{C}$ for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
т	Junction temperature regulation	TREG = 90°C		90		°C
T _{REG}	accuracy	TREG = 110°C		110		°C
Γ _{SHUT}	Thermal Shutdown Rising threshold	Temperature Increasing		150		°C
Thermal Shutdown Falling threshold T		Temperature Decreasing		130		°C
CHARGE MOI	DE THERMISTOR COMPARATOR (JEITA 6	16J or HOT/COLD 616)				
V _{T1_RISE%}	TS pin voltage rising threshold, Charge suspended above this voltage.	As Percentage to REGN (0°C w/ 103AT)	72.4	73.3	74.2	%
V _{T1_FALL} %	TS pin voltage falling threshold. Charge re-enabled to 20% of ICHG and VREG below this voltage.	As Percentage to REGN	71.5	72	72.5	%
		As Percentage to REGN, JEITA_T2=5°C w/ 103AT	70.25	70.75	71.25	%
N /	TS pin voltage rising threshold,	As Percentage to REGN, JEITA_T2=10°C w/ 103AT	67.75	68.25	68.75	%
V _{T2_RISE} %	Charge back to 20% of ICHG and VREG above this voltage.	As Percentage to REGN, JEITA_T2=15°C w/ 103AT	64.75	65.25	65.75	%
		As Percentage to REGN, JEITA_T2=20°C w/ 103AT	61.75	62.25	62.75	%
	TS pin voltage falling threshold. Charge back to ICHG and VREG below this voltage.	As Percentage to REGN, JEITA_T2=5°C w/ 103AT	68.7	69.2	69.7	%
W		As Percentage to REGN, JEITA_T2=10°C w/ 103AT	66.45	66.95	67.45	%
V _{T2_FALL} %		As Percentage to REGN, JEITA_T2=15°C w/ 103AT	63.7	64.2	64.7	%
		As Percentage to REGN, JEITA_T2=20°C w/ 103AT	60.7	61.2	61.7	%
		As Percentage to REGN, JEITA_T3=40°C w/ 103AT	47.75	48.25	48.75	%
V	TS pin voltage falling threshold.	As Percentage to REGN, JEITA_T3=45°C w/ 103AT	44.25	44.75	45.25	%
V _{T3_FALL} %	Charge to ICHG and 4.1V below this voltage.	As Percentage to REGN, JEITA_T3=50°C w/ 103AT	40.2	40.7	41.2	%
		As Percentage to REGN, JEITA_T3=55°C w/ 103AT	37.2	37.7	38.2	%
		As Percentage to REGN, JEITA_T3=40°C w/ 103AT	48.8	49.3	49.8	%
V	TS pin voltage rising threshold. Charge back to ICHG and VREG	As Percentage to REGN, JEITA_T3=45°C w/ 103AT	45.3	45.8	46.3	%
V _{T3_RISE%}	above this voltage.	As Percentage to REGN, JEITA_T3=50°C w/ 103AT	41.3	41.8	42.3	%
		As Percentage to REGN, JEITA_T3=55°C w/ 103AT	38.5	39	39.5	%
V _{T5_FALL%}	TS pin voltage falling threshold, charge suspended below this voltage.	As Percentage to REGN (60°C w/ 103AT)	33.7	34.2	35.1	%
V _{T5_RISE%}	TS pin voltage rising threshold. Charge back to ICHG and 4.1V above this voltage.	As Percentage to REGN	35	35.5	36	%

 $V_{VBUS_UVLOZ} < V_{VBUS_OV}$ and $V_{VBUS} > V_{BAT} + V_{SLEEP}$, $T_J = -40^{\circ}C$ to +125°C, and $T_J = 25^{\circ}C$ for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{BCOLD_RISE} %	TS pin voltage rising threshold, boost mode is suspended above this voltage.	As Percentage to REGN (–19.5°C w/ 103AT)	79.5	80	80.5	%
V _{BCOLD_FALL} %	TS pin voltage falling threshold	As Percentage to REGN (0°C w/ 103AT)		72		%
V _{BHOT_FALL} %	TS pin voltage threshold. boost mode is suspended below this voltage.	As Percentage to REGN, (64°C w/ 103AT)	30.2	31.2	32.2	%
V _{BHOT_RISE} %	TS pin voltage rising threshold	As Percentage to REGN, (55°C w/ 103AT), REG0C[1:0]=11		39		%
SWITCHING CO	NVERTER				'	
F _{SW}	PWM switching frequency	Oscillator frequency	1.32	1.5	1.68	MHz
D _{MAX}	Maximum PWM Duty Cycle			97		%
BOOST MODE C	CONVERTER				I	
	Battery voltage exiting boost mode	V _{VBAT} falling	2.6	2.8	2.9	V
$V_{BATLOWV_OTG}$	Battery voltage entering boost mode	V _{VBAT} rising	2.9	3.0	3.15	V
V _{BST_BAT}	Battery voltage exiting boost mode	BAT fallingVVBAT	2.4	2.5	2.6	V
V _{BST_RANGE}	Typical boost mode voltage regulation range		4.6		5.15	V
V _{BST_ACC}	Boost mode voltage regulation accuracy	IVBUS = 0A, BOOST_V = 5V	4.85	5	5.15	٧
I _{SYS_OCP_Q4}	Boost mode battery discharge current clamp on BATFET Q4		5	6		Α
V _{BST_OVP}	Boost mode overvoltage threshold on PMID		5.55	5.8	6.15	V
REGN LDO						
V	REGN LDO output voltage	V _{VBUS} = 5V, I _{REGN} = 20mA	4.58	4.7	4.8	V
V_{REGN}	REGIN LDO output voltage	V _{VBUS} = 9V, I _{REGN} = 20mA	5.6	6	6.5	V
I _{REGN}	REGN LDO current limit	V _{VBUS} = 5V, V _{REGN} = 3.8V	50			mA
I2C INTERFACE	(SCL, SDA)					
V _{IH}	Input high threshold level, SDA and SCL	Pull up rail 1.8V	1.3			V
V _{IL}	Input low threshold level	Pull up rail 1.8V			0.4	V
V _{OL}	Output low threshold level	Sink current = 5mA			0.4	V
I _{BIAS}	High-level leakage current	Pull up rail 1.8V			1	μA
V _{IH_SDA}	Input high threshold level, SDA	Pull up rail 1.8V	1.3			V
V _{IL_SDA}	Input low threshold level	Pull up rail 1.8V			0.4	V
V _{OL_SDA}	Output low threshold level	Sink current = 5mA			0.4	V
I _{BIAS_SDA}	High-level leakage current	Pull up rail 1.8V			1	μA
V _{IH_SCL}	Input high threshold level, SDA	Pull up rail 1.8V	1.3			V
V _{IL_SCL}	Input low threshold level	Pull up rail 1.8V			0.4	V
V _{OL_SCL}	Output low threshold level	Sink current = 5mA			0.4	V
I _{BIAS_SCL}	High-level leakage current	Pull up rail 1.8V			1	μA
LOGIC INPUT PI		1				-
V _{IH}	Input high threshold level (/CE, PSEL)		1.3			V
V _{IL}	Input low threshold level (/CE, PSEL)				0.4	V
I _{IN_BIAS}	High-level leakage current (/CE, PSEL)	Pull up rail 1.8V			1	μA


 $V_{VBUS_UVLOZ} < V_{VBUS_OV}$ and V_{VBUS_OV} and $V_{VBUS} > V_{BAT} + V_{SLEEP}$, V_{SLEEP} , V_{SLEE


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
LOGIC OUTPUT PIN							
V _{OL}	PMID_GOOD)	Sink current = 5mA			0.4	V	
I _{OUT_BIAS}	High-level leakage current (/INT, STAT, PMID_GOOD)	Pull up rail 1.8V			1	μΑ	

7.7 Timing Requirements

		MIN	NOM	MAX	UNIT
VBUS / VBAT POV	VER UP				
t _{VBUS_OV}	VBUS OVP Reaction-time		130		ns
t _{POORSRC}	Bad adapter detection duration		30		ms
t _{POORSRC_RETRY}	Bad adapter detection retry wait time		2		s
BATTERY CHARG	ER			'	
t _{TERM_DGL}	Deglitch time for charge termination		30		ms
t _{RECHG_DGL}	Deglitch time for recharge threshold		30		ms
t _{TOP_OFF}	Typical top-off timer accuracy TOP_OFF_TIMER[1:0]=10	24	30	36	min
t _{SAFETY}	Charge safety timer accuracy, CHG_TIMER = 20hr	17	20	24	hr
t _{SAFETY}	Charge safety timer accuracy, CHG_TIMER = 10hr	8	10	12	hr
QON Timing				•	
t _{SHIPMODE}	QON low time to turn on BATFET and exit shipmode (–10°C ≤ TJ ≤ 60°C)	0.9		1.3	s
t _{QON_RST}	QON low time before BATFET full system reset (–10°C ≤ TJ ≤ 60°C)	8		12	s
t _{BATFET_RST}	BATFET off time during full system reset (–10°C ≤ TJ ≤ 60°C)	250		400	ms
t _{BATFET_DLY}	Delay time before BATFET turn off in ship mode (–10°C ≤ TJ ≤ 60°C)	10		15	S
I2C INTERFACE				'	
f _{SCL}	SCL clock frequency			400	kHz
DIGITAL CLOCK A	AND WATCHDOG			•	
f _{LPDIG}	Digital low-power clock (REGN LDO is disabled)		30		kHz
f _{DIG}			500		kHz
t _{LP_WDT}	Watchdog Reset time	160			s
t _{WDT}	Watchdog Reset time (WATCHDOG REG05[5:4] = 160s)		160		s

7.8 Typical Characteristics






8 Detailed Description

8.1 Overview

The BQ25619/618 device is a highly integrated 1.5-A switch-mode battery charger for single cell Li-ion and Li-polymer battery. It includes an input reverse-blocking FET (RBFET, Q1), high-side switching FET (HSFET, Q2), low-side switching FET (LSFET, Q3), and battery FET (BATFET, Q4), and bootstrap diode for the high-side gate drive.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Power-On-Reset (POR)

The device powers internal bias circuits from the higher voltage of VBUS and BAT. When V_{VBUS} rises above V_{VBUS_UVLOZ} or V_{BAT} rises above V_{BAT_UVLOZ} , the sleep comparator, battery depletion comparator, and BATFET driver are active. The I^2C interface is ready for communication and all registers are reset to default values. The host can access all registers after POR.

8.3.2 Device Power Up From Battery Without Input Source

If only the battery is present and the voltage is above depletion threshold (V_{BAT_DPLZ}), the BATFET turns on and connects the battery to the system. The REGN stays off to minimize the quiescent current. The low R_{DSON} of BATFET and the low quiescent current on BAT minimize the conduction loss and maximize the battery run time.

The device always monitors the discharge current through the BATFET. When the system is overloaded or shorted ($I_{BAT} > I_{SYS OCP Q4}$), the device turns off BATFET immediately.

With I²C, when the BATFET turns off due to overcurrent, the device sets the BATFET_DIS bit to indicate the BATFET is disabled until the input source plugs in again or one of the methods described in Section 8.3.7.2 is applied to re-enable BATFET.

8.3.3 Power Up From Input Source

When an input source is plugged in, the device checks the input source voltage to turn on the REGN LDO and all the bias circuits. It detects and sets the input current limit before the buck converter is started. The power-up sequence from input source is as listed:

- 1. Power Up REGN LDO, see Section 8.3.3.1
- 2. Poor Source Qualification, see Section 8.3.3.2
- Input Source Type Detection is based on PSEL to set default input current limit (IINDPM threshold), see Section 8.3.3.3
- 4. Input Voltage Limit Threshold Setting (VINDPM threshold), see Section 8.3.3.4
- 5. Power Up Converter, see Section 8.3.3.5

8.3.3.1 Power Up REGN LDO

The REGN LDO supplies internal bias circuits as well as the HSFET and LSFET gate drive. It also provides the bias rail to TS external resistors. The pull-up rail of STAT can be connected to REGN as well. The REGN LDO is enabled when all the below conditions are valid:

- V_{VBUS} > V_{VBUS} UVLOZ
- In buck mode, V_{VBUS} > V_{BAT} + V_{SLEEPZ}
- In boost mode, V_{VBUS} < V_{BAT} + V_{SLEEPZ}
- After 220-ms delay is completed

During high impedance mode when EN_HIZ bit is 1, REGN LDO turns off. The battery powers up the system.

8.3.3.2 Poor Source Qualification

After the REGN LDO powers up, the device starts to check current capability of the input source. The first step is poor source detection.

• VBUS voltage above V_{POORSRC} when pulling I_{BADSRC} (typical 30 mA)

With I^2C , once the input source passes poor source detection, the status register bit VBUS_GD is set to 1 and the \overline{INT} pin is pulsed to signal to the host.

If the device fails the poor source detection, it repeats poor source qualification every 2 seconds.

8.3.3.3 Input Source Type Detection (IINDPM Threshold)

After poor source detection, the device runs input source detection through the PSEL pin. The PSEL pin sets input current limit 0.5 A (HIGH) or 2.4 A (LOW). After input source type detection is completed, the PMID_GOOD pin is asserted to HIGH and the PG_STAT bit goes to 1.

With I^2C , after input source type detection is completed, an \overline{INT} pulse is asserted to the host. In addition, the following register bits are updated:

- 1. Input Current Limit (IINDPM) register is updated from detection result
- 2. VBUS_STAT bit is updated to indicate USB or other input source
- 3. PG_STAT bit is updated to indicate good adapter plugs in

The host can overwrite the IINDPM register to change the input current limit if needed.

8.3.3.3.1 PSEL Pins Sets Input Current Limit

The device with the PSEL pin directly takes the USB PHY device output to decide whether the input is a USB host or charging port. When the device operates in host-control mode, the host needs the INDET_EN bit set to 1 to update the IINDPM register. When the device is in default mode, the PSEL value updates IINDPM in real time.

Table 5 11 input surroit Ellint Setting Hom 1 SEE							
INPUT DETECTION	PSEL PIN	INPUT CURRENT LIMIT (ILIM)	VBUS_STAT				
USB SDP	HIGH	500 mA	001				
Adapter	LOW	2.4 A	011				

Table 8-1. Input Current Limit Setting from PSEL

8.3.3.4 Input Voltage Limit Threshold Setting (VINDPM Threshold)

The device has two modes to set the VINDPM threshold.

- Fixed VINDPM threshold. VINDPM is in default set at 4.5 V (programmable from 3.9 V to 5.4 V).
- VINDPM threshold tracks the battery voltage to optimize the converter headroom between input and output.
 When it is enabled in REG07[1:0], the actual input voltage limit is the higher of the VINDPM setting in register and V_{BAT} + offset voltage in VINDPM_BAT_TRACK[1:0].

8.3.3.5 Power Up Converter in Buck Mode

After the input current limit is set, the converter is enabled and the HSFET and LSFET start switching. The system voltage is powered from the converter instead of the battery. If battery charging is disabled, the BATFET turns off. Otherwise, the BATFET stays on to charge the battery.

The device provides soft start when the system rail is ramping up. When the system rail is below V_{BAT_SHORT} , the input current is limited to the lower of 200 mA or IINDPM register setting. The system load should be appropriately planned not to exceed the 200-mA IINDPM limit. After the system rises above V_{BAT_SHORTZ} , the device input current limit is the value set by the IINDPM register.

As a battery charger, the device deploys a highly efficient 1.5-MHz step-down switching regulator. The fixed frequency oscillator keeps tight control of the switching frequency under all conditions of input voltage, battery voltage, charge current, and temperature simplifying output filter design.

The converter supports PFM operation by default for fast transient response during system voltage regulation and better light load efficiency. The PFM DIS bit disables PFM operation if system voltage is not in regulation.

8.3.3.6 HIZ Mode with Adapter Present

By setting the EN_HIZ bit to 1 with adapter, the device enters a high impedance state (HIZ). In HIZ mode, the system is powered from the battery even with good adapter present. The device is in the low input quiescent current state with Q1 RBFET, REGN LDO, and the bias circuits off.

8.3.4 Boost Mode Operation From Battery

The device supports boost converter operation to deliver power from the battery to other portable devices through a USB port. The output voltage is regulated at 5 V (programmable 4.6/4.75/5.0/5.15 V) and output current is up to 1 A. The user needs to have at least 350 mV between V_{BAT} and Boost mode regulation voltage (V_{BST}) to power up Boost mode reliably. For example, the BOOSTV[1:0] setting is recommended to be 4.75 V or higher if the battery voltage is 4.4 V.

Boost operation is enabled if the conditions below are valid:

- 1. Register setting: BATFET_DIS = 0, CHG_COFNIG = 0 and BST_CONFIG = 1
- 2. BAT above V_{BST BAT} set by MIN_VBAT_SEL bit,
- 3. VBUS less than \overline{V}_{BAT} + V_{SLEEP} (in sleep mode) before converter starts.
- 4. Voltage at TS (thermistor) pin, as a percentage of V_{REGN} , is within acceptable range ($V_{BHOT_RISE\%} < V_{TS\%} < V_{BCOLD_FALL\%}$)

During Boost mode, the status register VBUS_STAT bits are set to 111.

The converter supports PFM operation at light load in Boost mode. The PFM_DIS bit can be used to disable PFM operation in boost configuration.

The BQ25619/618 keeps the Q1 FET off during Boost mode. During adapter plug-in or removal, the charger automatically transitions between charging mode and Boost mode by setting the BST_CONFIG bit and CHG_CONFIG bit both to 1. When the adapter plugs in and the conditions to start a new charge cycle are valid, the device is in charging mode. If the adapter is removed and the boost enable conditions are valid, the device transits to Boost mode to power the accessories connected to PMID automatically.

8.3.5 Power Path Management

The device accommodates a wide range of input sources such as USB, wall adapter, or car charger. The device provides automatic power path selection to supply the system (SYS) from the input source (VBUS), battery (BAT), or both.

8.3.5.1 Narrow VDC Architecture

When the battery is below the minimum system voltage setting, the BATFET operates in linear mode (LDO mode), and the system is typically 180 mV above the minimum system voltage setting. As the battery voltage rises above the minimum system voltage, the BATFET is fully on and the voltage difference between the system and battery is the V_{DS} of the BATFET.

When battery charging is disabled and above the minimum system voltage setting or charging is terminated, the system is always regulated at typically 50 mV above the battery voltage. The status register VSYS_STAT bit goes to 1 when the system is in minimum system voltage regulation.




Figure 8-1. System Voltage vs Battery Voltage

8.3.5.2 Dynamic Power Management

To meet the maximum current limit in the USB specification and avoid overloading the adapter, the device features Dynamic Power Management (DPM), which continuously monitors the input current and input voltage. When input source is overloaded, either the current exceeds the input current limit (IINDPM) or the voltage falls below the input voltage limit (VINDPM). The device then reduces the charge current until the input current falls below the input current limit or the input voltage rises above the input voltage limit.

When the charge current is reduced to zero, but the input source is still overloaded, the system voltage starts to drop. Once the system voltage falls below the battery voltage, the device automatically enters the supplement

mode where the BATFET turns on and the battery starts discharging so that the system is supported from both the input source and battery.

During DPM mode, the status register bits VINDPM_STAT or IINDPM_STAT go to 1.

8.3.5.3 Supplement Mode

When the system voltage falls below the battery voltage, the BATFET turns on and the BATFET gate is regulated so that the minimum BATFET V_{DS} stays at 30 mV when the current is low. This prevents oscillation from entering and exiting the supplement mode.

As the discharge current increases, the BATFET gate is regulated with a higher voltage to reduce R_{DSON} until the BATFET is in full conduction. At this point onwards, the BATFET V_{DS} linearly increases with discharge current. Figure 8-2 shows the V-I curve of the BATFET gate regulation operation. The BATFET turns off to exit supplement mode when the battery is below battery depletion threshold.




Figure 8-2. BAFET V-I Curve

8.3.6 Battery Charging Management

The device charges a 1-cell Li-ion battery with up to 1.5-A charge current for a high capacity tablet battery. The 19.5-mΩ BATFET improves charging efficiency and minimizes the voltage drop during discharging.

8.3.6.1 Autonomous Charging Cycle

When battery charging is enabled (CHG_CONFIG bit = 1 and $\overline{\text{CE}}$ pin is LOW), the device autonomously completes a charging cycle without host involvement. The device default charging parameters are listed in Table 8-2. The host configures the power path and charging parameters by writing to the corresponding registers through I²C.

Table 6-2. Charging Parameter Delauit Setting						
DEFAULT MODE	BQ25619/618					
Charging voltage	4.20 V					
Charging current	340 mA					
Pre-charge current	40 mA					
Termination current	60 mA					
Temperature profile	JEITA					
Safety timer	10 hours					

Table 8-2. Charging Parameter Default Setting

A new charge cycle starts when the following conditions are valid:

- Converter starts
- Battery charging is enabled (CHG_CONFIG bit = 1 and I_{CHG} register is not 0 mA and CE is low)

- No thermistor fault on TS. (TS pin can be ignored by setting TS_IGNORE bit to 1)
- No safety timer fault
- BATFET is not forced to turn off (BATFET DIS bit = 0)

The device automatically terminates the charging cycle when the charging current is below the termination threshold, the battery voltage is above the recharge threshold, and the device is not in DPM mode or thermal regulation. When a fully charged battery is discharged below recharge threshold (selectable through VRECHG bit), the device automatically starts a new charging cycle. After the charge is done, a toggle of the $\overline{\text{CE}}$ pin or CHG_CONFIG bit initiates a new charging cycle. Adapter removal and replug will also restart a charging cycle.

The STAT output indicates charging status: charging (LOW), charging complete or charge disable (HIGH), or charging fault (blinking). The status register (CHRG_STAT) indicates the different charging phases: 00-charging disable, 01-precharge, 10-fast charge (CC) and constant voltage (CV), 11-charging done. Once a charging cycle is completed, an INT pulse is asserted to notify the host.

8.3.6.2 Battery Charging Profile

The device charges the battery in five phases: battery short, preconditioning, constant current, constant voltage, and top-off trickle charging (optional). At the beginning of a charging cycle, the device checks the battery voltage and regulates current and voltage accordingly.

Resistance between charger output and battery cell terminal such as board routing, connector, MOSFETs, and sense resistor can force the charging process to move from constant current to constant voltage too early and increase charge time. To speed up the charging cycle, the device provides the BATSNS pin to extend the constant current charge time to deliver maximum power to battery. The BATSNS pin is connected directly to the battery cell terminal to remotely sense battery cell voltage. BATSNS is by default enabled and can be disabled through the BATSNS_DIS bit. If BATSNS is connected to GND or left floating, the charger regulates the BAT pin instead.

Table 8-3. Charging Current Setting

V _{BAT}	CHARGING CURRENT DEFAULT SETTING CHRG_S		CHRG_STAT							
< 2.2 V	I _{BAT_SHORT}	25 mA	01							
2.2 V to 3 V	I _{PRECHG}	40 mA	01							
> 3 V	I _{CHG}	340 mA	10							




Figure 8-3. Battery Charging Profile

8.3.6.3 Charging Termination

The device terminates a charge cycle when the battery voltage is above the recharge threshold, and the current is below termination current. After the charging cycle has completed, the BATFET turns off. STAT is asserted HIGH to indicate charging is done. The converter keeps running to power the system, and BATFET can turn on again to engage Section 8.3.5.3.

If the device is in IINDPM/VINDPM regulation, or thermal regulation, the actual charging current will be less than the termination value. In this case, termination is temporarily disabled.

When termination occurs, the STAT pin goes HIGH. The status register CHRG_STAT is set to 11, and an INT pulse is asserted to the host. Termination can be disabled by writing 0 to the EN_TERM bit prior to charge termination.

Termination current is set in REG03[3:0]. For a small capacity battery, the termination current can be set as low as 20 mA for full charge. Due to the termination current accuracy, the actual termination current may be higher than the termination target. In order to compensate for termination accuracy, a programmable top-off timer can be applied after termination is detected . The top-off timer will follow safety timer constraints, such that if the safety timer is suspended, so will the top-off timer. Similarly, if the safety timer is doubled, so will the termination top-off timer. The TOPOFF_ACTIVE bit reports whether the top-off timer is active or not. The host can read CHRG_STAT and TOPOFF_ACTIVE to find out the termination status. The STAT pin stays HIGH during a top-off timer counting cycle.

Top-off timer settings are read in once termination is detected by the charger. Programming a top-off timer value (01, 10, 11) after termination has no effect unless a recharge cycle is initiated. The top-off timer immediately stops if it is disabled (00). An $\overline{\text{INT}}$ is asserted to the host when entering a top-off timer segment as well as when the top-off timer expires.

8.3.6.4 Thermistor Qualification

The device provides a single thermistor input for battery temperature monitoring.

8.3.6.4.1 JEITA Guideline Compliance During Charging Mode

To improve the safety of charging Li-ion batteries, the JEITA guideline was released on April 20, 2007. The guideline emphasized the importance of avoiding a high charge current and high charge voltage at certain low and high temperature ranges.

To initiate a charge cycle, the voltage on TS pin, as a percentage of V_{REGN} , must be within the $V_{T1_FALL\%}$ to $V_{T5_RISE\%}$ thresholds. If the TS voltage percentage exceeds the T1-T5 range, the controller suspends charging, a TS fault is reported and waits until the battery temperature is within the T1-T5 range.

At cool temperature (T1-T2), the charge current is reduced to a programmable fast charge current (0%, 20% default, 50%, 100% of I_{CHG} , by JEITA_ISET). At warm temperature (T3-T5), the charge voltage is reduced to 4.1 V or kept at V_{REG} (JEITA_VSET), and the charge current can be reduced to a programmable level (0%, 20%, 50%, 100% default). Battery termination is disabled in T3-T5. The charger provides more flexible settings on a T2 and T3 threshold as well to program the temperature profile beyond JEITA. When T1 is set to 0°C and T5 is set to 60°C, T2 can be programmed to 5.5° C/10°C (default)/15°C/20°C, and T3 can be programmed to 40° C/45.5°C (default)/50.5°C/54.5°C.

When the charger does not need to monitor the NTC, the host sets the TS_IGNORE bit to 1 to ignore the TS pin condition during charging and Boost mode. If the TS_IGNORE bit is set to 1, the TS pin is ignored and the charger ignores the TS pin input. In this case, the NTC_FAULT bits are 000 to report normal TS status.




Figure 8-4. JEITA Profile

Equation 1 through Equation 2 describe how to calculate resistor divider values on the TS pin.




Figure 8-5. TS Pin Resistor Network

$$RT1 = \frac{\frac{1}{V_{T1}\%} - 1}{\frac{1}{R_{T2}} + \frac{1}{R_{NTC,T1}}}$$
(1)

$$RT2 = \frac{R_{NTC,T1} \times R_{NTC,T5} \times \left(\frac{1}{V_{T5}\%} - \frac{1}{V_{T1}\%}\right)}{R_{NTC,T1} \times \left(\frac{1}{V_{T1}\%} - 1\right) - R_{NTC,T5} \times \left(\frac{1}{V_{T5}\%} - 1\right)}$$
(2)

In the equations above, $R_{NTC, T1}$ is the NTC thermistor resistance value at temperature T1 and $R_{NTC, T5}$ is the NTC thermistor resistance value at temperature T5. Selecting a 0°C to 60°C range for a Li-ion or Li-polymer battery then:

- $R_{NTC,T1} = 27.28 \text{ k}\Omega (0^{\circ}\text{C})$
- $R_{NTC,T5} = 3.02 \text{ k}\Omega (60^{\circ}\text{C})$
- RT1 = 5.3 kΩ
- RT2 = 31.14 $k\Omega$

8.3.6.4.2 Boost Mode Thermistor Monitor During Battery Discharge Mode

For battery protection during Boost mode, the device monitors battery temperature to be within the V_{BCOLD} and V_{BHOT} thresholds. When RT1 is 5.3 k Ω and RT2 is 31.14 k Ω , T_{BCOLD} default is -19.5°C and T_{BHOT} default is 64°C. When the temperature is outside of the temperature thresholds, Boost mode is suspended. In addition, the VBUS_STAT bits are set to 000 and NTC_FAULT is reported. Once the temperature returns within the thresholds, Boost mode is recovered and NTC_FAULT is cleared.

8.3.6.5 Charging Safety Timer

The device has a built-in safety timer to prevent an extended charging cycle due to abnormal battery conditions. The safety timer is 2 hours when the battery is below the $V_{BATLOWV}$ threshold and 10 hours (10/20 hours in REG05[2]) when the battery is higher than the $V_{BATLOWV}$ threshold. When the safety timer expires, the STAT pin is blinking at 1 Hz to report a safety timer expiration fault.

The user can program the fast charge safety timer through I^2C (CHG_TIMER bit REG05[2]). When the safety timer expires, the fault register CHRG_FAULT bits (REG09[5:4]) are set to 11 and an \overline{INT} is asserted to the host. The safety timer (both fast charge and precharge) can be disabled through I^2C by setting the EN_TIMER bit.

During IINDPM/VINDPM regulation, thermal regulation, or JEITA cool/warm when fast charge current is reduced, the safety timer counts at a half clock rate, because the actual charge current is likely below the setting. For example, if the charger is in input current regulation (IINDPM_STAT = 1) throughout the whole charging cycle, and the safety time is set to 10 hours, the safety timer will expire in 20 hours. This half clock rate feature can be disabled by writing 0 to the TMR2X_EN bit.

During faults of BAT_FAULT, NTC_FAULT that lead to charging suspend, the safety timer is suspended as well. Once the fault goes away, the timer resumes. If the user stops the current charging cycle, and starts it again, the timer gets reset (toggle of $\overline{\text{CE}}$ pin or CHG_CONFIG bit).

8.3.7 Ship Mode and QON Pin

8.3.7.1 BATFET Disable (Enter Ship Mode)

To extend battery life and minimize power when the system is powered off during system idle, shipping, or storage, the device turns off BATFET so that the system voltage is floating to minimize the battery leakage current. When the host sets the BATFET_DIS bit, the charger can turn off the BATFET immediately or delay by tbatter_DLY as configured by the BATFET_DLY bit. To set the device into ship mode with the adapter present, the host has to first set BATFET_RST_VBUS to 1 and then BATFET_DIS to 1. The charger will turn off the BATFET (no charging, no supplement) while the adapter is still attached. When the adapter is removed, the charger will enter ship mode.

8.3.7.2 BATFET Enable (Exit Ship Mode)

When the BATFET is disabled (in ship mode) as indicated by setting BATFET_DIS, one of the following events can enable the BATFET to restore system power:

- 1. Plug in adapter
- 2. Clear BATFET_DIS bit
- 3. Set REG_RST bit to reset all registers including BATFET_DIS bit to default (0)
- 4. A logic high to low transition on $\overline{\text{QON}}$ pin with t_{SHIPMODE} deglitch time to enable BATFET to exit ship mode. EN_HIZ bit is set to 1 (regardless of adapter present or not). Host has to set EN_HIZ bit to 0 before boost mode enable. Once adapter plugs in, EN_HIZ will be cleared.

8.3.7.3 BATFET Full System Reset

The BATFET functions as a load switch between the battery and system when an input source is not plugged in. When BATFET_RST_EN = 1 and BATFET_DIS = 0, the BATFET full system reset function is enabled. By changing the state of BATFET from on to off, systems connected to SYS can be effectively forced to have a power-on-reset. After the reset is complete, the device is in the POR state, and all registers are in POR default settings. The $\overline{\text{QON}}$ pin supports a push-button interface to reset system power without the host by changing the state of BATFET. Internally, it is pulled up to the V_{QON} voltage through a 200-k Ω resistor.

When the \overline{QON} pin is driven to logic low for t_{QON_RST} , the BATFET reset process starts. The BATFET is turned off for t_{BATFET_RST} and then it is re-enabled to reset system power. This function can be disabled by setting the BATFET_RST_EN bit to 0.

The BATFET full system reset functions either with or without an adapter present. If BATFET_RST_WVBUS = 1, the system reset function starts after t_{QON_RST} when the \overline{QON} pin is pushed to LOW. Once the reset process starts, the device first goes into HIZ mode to turn off the converter, and then power cycles BATFET. If BATFET_RST_WVBUS = 0, the system reset function does not start until t_{QON_RST} after the \overline{QON} pin is pushed to LOW and the adapter is removed.

After the BATFET full system reset is complete, the device powers up again if EN_HIZ is not set to 1 before the system reset.




Figure 8-6. QON Timing

8.3.8 Status Outputs (STAT, INT, PMID_GOOD)

8.3.8.1 Power Good Indicator (PG_STAT Bit)

The PG_STAT bit goes to 1 to indicate a good input source when:

- V_{VBUS} above V_{VBUS_UVLO}
- V_{VBUS} above battery (not in sleep)
- V_{VBUS} below V_{ACOV} threshold
- V_{VBUS} above V_{POORSRC} (typical 3.8 V) when I_{BADSRC} (typical 30 mA) current is applied (not a poor source)
- Completed Section 8.3.3.3

8.3.8.2 Charging Status Indicator (STAT)

The device indicates the charging state on the open drain STAT pin. The STAT pin can drive an LED.

CHARGING STATE

Charging in progress (including recharge)

Charging termination (top off timer may be running)

Sleep mode, charge disable, Boost mode

Charge suspend (input overvoltage, TS fault, safety timer fault, or system overvoltage)

STAT INDICATOR

HIGH

Blinking at 1 Hz

Table 8-4. STAT Pin State

8.3.8.3 Interrupt to Host (INT)

In some applications, the host does not always monitor charger operation. The $\overline{\text{INT}}$ pulse notifies the host on device operation. The following events generate a 256- μ s $\overline{\text{INT}}$ pulse.

- · Good input source detected:
 - V_{VBUS} above battery (not in sleep)
 - V_{VBUS} below V_{ACOV} threshold

- V_{VBUS} above V_{POORSRC} (typical 3.8 V) when I_{BADSRC} (typical 30 mA) current is applied (not a poor source)
- Input adapter removed
- USB/adapter source identified during Section 8.3.3.3.
- Charge complete
- Any FAULT event in REG09
- VINDPM / IINDPM event detected (REG0A[1:0], maskable)
- Top-off timer starts and expires

REG09[7:0] and REG0A[6:4] report charger operation faults and status change to the host. When a fault/status change occurs, the charger sends out an $\overline{\text{INT}}$ pulse and keeps the state in REG09[7:0]/REG0A[6:4] until the host reads the registers. Before the host reads REG09[7:0]/REG0A[6:4] and all the ones are cleared, the charger does not send any $\overline{\text{INT}}$ upon new fault/status change. To read the current status, the host has to read REG09/REG0A two times consecutively. The first read reports the pre-existing register status and the second read reports the current register status.

8.3.8.4 PMID Voltage Indicator (PMID_GOOD)

In the BQ25619/618, the accessory devices can be connected to the charger PMID pin to get power either from the adapter through the Q1 direct path or from battery Boost mode. An optional external PMOS FET can be placed between the charger PMID pin and accessory input to disconnect the power path during overcurrent and overvoltage conditions. PMID_GOOD is used to drive an external PMOS FET through an inverter. PMID_GOOD HIGH turns on an inverter to pull the PMOS FET gate low to turn on the PMOS FET, and PMID_GOOD LOW turns off the PMOS FET.

Upon adapter plug-in, PMID_GOOD goes from LOW to HIGH when VBUS rises above the battery but below V_{ACOV} , and passes poor source detection. During the operation, PMID_GOOD goes from HIGH to LOW if Q1 current exceeds 115% of the IINDPM threshold, (I_{BLK} OCP), or adapter voltage rises above 5.8 V (V_{BST} OVP).

The high-voltage adapter over V_{BST_OVP} keeps charging the battery if all conditions are valid. The external PMOS FET stays off to protect the accessory from an overvoltage fault.

When the adapter is removed, PMID_GOOD goes LOW before battery Boost mode starts.

In battery Boost mode, the device regulates PMID voltage between 4.6 V to 5.15 V as a stable power supply to the accessory devices. PMID_GOOD goes from LOW to HIGH when PMID voltage rises above 3.8 V ($V_{POORSRC}$). Similar to the adapter present scenario, the PMID valid voltage range is between $V_{POORSRC}$ and V_{BST_OVP} . Once PMID voltage is out of this range, PMID_GOOD goes LOW to disconnect the accessory device from PMID. During Boost mode, all of the conditions to exit Boost mode will drive PMID_GOOD from HIGH to LOW, including Boost mode disable in register, ACOV, TS fault, battery depleted (V_{BAT_DPL}), BATFET overcurrent, ($I_{SYS_OCP_Q4}$), etc.

8.3.9 Protections

8.3.9.1 Voltage and Current Monitoring in Buck Mode

8.3.9.1.1 Input Overvoltage Protection (ACOV)

The input voltage is sensed via the VAC pin . The default OVP threshold is 14.2 V, and can be programmed at 5.7 V/6.4 V/11 V/14.2 V via OVP[1:0] register bits. ACOV event immediately stops converter switching whether in buck or Boost mode. The device automatically resumes normal operation once the input voltage drops back below the OVP threshold. During ACOV, REGN LDO is on, and the device does not enter HIZ mode.

During ACOV, the fault register CHRG_FAULT bits are set to 01. An INT pulse is asserted to the host.

8.3.9.1.2 System Overvoltage Protection (SYSOVP)

The charger device clamps the system voltage during a load transient so that the components connected to the system are not damaged due to high voltage. The V_{SYS_OVP} threshold is about 300 mV above battery regulation voltage when battery charging is terminated. Upon SYSOVP, the converter stops switching immediately to clamp the overshoot. The charger pulls 30-mA I_{SYS_LOAD} discharge current to bring down the system voltage.

8.3.9.2 Voltage and Current Monitoring in Boost Mode

8.3.9.2.1 Boost Mode Overvoltage Protection

When PMID voltage rises above the regulation target and exceeds V_{BST_OVP} , the device stops switching immediately and the device exits Boost mode and PMID_GOOD is pulled low as well. The BST_CONFIG bit is set to 0. During Boost mode overvoltage, the fault register bit BOOST_FAULT is set to 1 to indicate a fault in boost operation. An \overline{INT} is asserted to the host.

8.3.9.2.2 PMID Overcurrent Protection

The BQ25619/618 closely monitors the battery discharge current through BATFET (Q4) to ensure safe Boost mode operation. During an overcurrent condition when boost input current exceeds $I_{SYS_OCP_Q4}$, the device latches off in 100 µs. When an overcurrent condition is detected, the fault register bit BOOST_FAULT is set high to indicate a fault in boost operation. An \overline{INT} is asserted to the host.

8.3.9.3 Thermal Regulation and Thermal Shutdown

8.3.9.3.1 Thermal Protection in Buck Mode

Besides the battery temperature monitor on the TS pin, the device monitors the internal junction temperature T_J to avoid overheating the chip and limits the IC junction temperature in buck mode. When the internal junction temperature exceeds the thermal regulation limit (110°C), the device lowers down the charge current. During thermal regulation, the actual charging current is usually below the programmed battery charging current. Therefore, termination is disabled, the safety timer runs at half the clock rate, and the status register THERM STAT bit goes high.

Additionally, the device has thermal shutdown to turn off the converter and the BATFET when the IC surface temperature exceeds T_{SHUT} 150°C. The BATFET and converter are enabled to recover when IC temperature is 130°C. The fault register CHRG_FAULT is set to 10 during thermal shutdown and an \overline{INT} is asserted to the host.

8.3.9.3.2 Thermal Protection in Boost Mode

Besides the battery temperature monitor on the TS pin, the device monitors the internal junction temperature to provide thermal shutdown during Boost mode. When the IC junction temperature exceeds T_{SHUT} 150°C, Boost mode is disabled by setting the BST_CONFIG bit low. When the IC junction temperature is below 145°C, the host can re-enable Boost mode.

8.3.9.4 Battery Protection

8.3.9.4.1 Battery Overvoltage Protection (BATOVP)

The battery overvoltage limit is clamped at 4% above battery regulation voltage. When battery overvoltage occurs, the charger device immediately stops switching. The fault register BAT_FAULT bit goes high and an INT is asserted to the host.

8.3.9.4.2 Battery Overdischarge Protection

When the battery is discharged below $V_{BAT_DPL_FALL}$, the BATFET latches off to protect the battery from overdischarge. To recover from overdischarge latch-off, an input source plug-in is required at VAC/VBUS.

8.3.9.4.3 System Overcurrent Protection

 $I_{SYS_OCP_Q4}$ sets the battery discharge current limit. Once $I_{BAT} > I_{SYS_OCP_Q4}$, the charger latches off Q4 and puts the device into Ship mode. All methods to exit Ship mode are valid to bring the part out of Q4 latch-off.

8.3.10 Serial Interface

The device uses an I²C compatible interface for flexible charging parameter programming and instantaneous device status reporting. I²CTM is a bi-directional 2-wire serial interface developed by Philips Semiconductor (now NXP Semiconductors). Only two bus lines are required: a serial data line (SDA) and a serial clock line (SCL). Devices can be considered as masters or slaves when performing data transfers. A master is the device which initiates a data transfer on the bus and generates the clock signals to permit that transfer. At that time, any device addressed is considered a slave.

The device operates as a slave device with address 6AH, receiving control inputs from the master device like a microcontroller or a digital signal processor through REG00 to REG0C. A register read beyond REG0C returns 0xFF. The I²C interface supports both standard mode (up to 100 kbits), and fast mode (up to 400 kbits), connecting to the positive supply voltage via a current source or pullup resistor. When the bus is free, both lines are HIGH. The SDA and SCL pins are open drain.

8.3.10.1 Data Validity

The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line can only change when the clock signal on the SCL line is LOW. One clock pulse is generated for each data bit transferred.




Figure 8-7. Bit Transfer on the I²C Bus

8.3.10.2 START and STOP Conditions

All transactions begin with a START (S) and can be terminated by a STOP (P). A HIGH to LOW transition on the SDA line while SCL is HIGH defines a START condition. A LOW to HIGH transition on the SDA line when the SCL is HIGH defines a STOP condition. START and STOP conditions are always generated by the master. The bus is considered busy after the START condition, and free after the STOP condition.




Figure 8-8. TS START and STOP conditions

8.3.10.3 Byte Format

Every byte on the SDA line must be 8 bits long. The number of bytes to be transmitted per transfer is unrestricted. Each byte has to be followed by an Acknowledge bit. Data is transferred with the Most Significant Bit (MSB) first. If a slave cannot receive or transmit another complete byte of data until it has performed some other function, it can hold the clock line SCL low to force the master into a wait state (clock stretching). Data transfer then continues when the slave is ready for another byte of data and release the clock line SCL.




Figure 8-9. Data Transfer on the I²C Bus

8.3.10.4 Acknowledge (ACK) and Not Acknowledge (NACK)

The acknowledge takes place after every byte. The acknowledge bit allows the receiver to signal the transmitter that the byte was successfully received and another byte may be sent. All clock pulses, including the acknowledge ninth clock pulse, are generated by the master. The transmitter releases the SDA line during the acknowledge clock pulse so the receiver can pull the SDA line LOW and it remains stable LOW during the HIGH period of this clock pulse.

When SDA remains HIGH during the ninth clock pulse, this is the Not Acknowledge signal. The master can then generate either a STOP to abort the transfer or a repeated START to start a new transfer.

8.3.10.5 Slave Address and Data Direction Bit

After the START, a slave address is sent. This address is 7 bits long followed by the eighth bit as a data direction bit (bit R/W). A zero indicates a transmission (WRITE) and a one indicates a request for data (READ).




Figure 8-10. Complete Data Transfer

8.3.10.6 Single Read and Write

If the register address is not defined, the charger IC sends back NACK and goes back to the idle state.




Figure 8-12. Single Read

8.3.10.7 Multi-Read and Multi-Write

The charger device supports multi-read and multi-write on REG00 through REG0C.




Figure 8-13. Multi-Write




Figure 8-14. Multi-Read

REG09[7:0]/REG0A[6:4] are fault/status change registers. They keep all of the fault/status information from the last read until the host issues a new read. For example, if a Charge Safety Timer Expiration fault occurs but recovers later, the fault register REG09 reports the fault when it is read the first time, but returns to normal when it is read the second time. In order to get the fault information at present, the host has to read REG09/REG0A for the second time.

8.4 Device Functional Modes

8.4.1 Host Mode and Default Mode

The device is a host controlled charger, but it can operate in default mode without host management. In default mode, the device can be used as an autonomous charger with no host or while the host is in sleep mode. When the charger is in default mode, the WATCHDOG_FAULT bit is HIGH. When the charger is in host mode, the WATCHDOG_FAULT bit is LOW.

After power-on-reset, the device starts in default mode with watchdog timer expired, or default mode. All registers are in the default settings.

In default mode, the device keeps charging the battery with the 10-hour fast charging safety timer. At the end of the 10-hour, charging is stopped and the buck converter continues to operate to supply system load. Any write command to the device transitions the charger from default mode to host mode. All device parameters can be programmed by the host. To keep the device in host mode, the host has to reset the watchdog timer by writing a 1 to the WD_RST bit before the watchdog timer expires (WATCHDOG_FAULT bit is set), or disable the watchdog timer by setting the WATCHDOG bits = 00.

All device parameters can be programmed by the host. To keep the device in host mode, the host has to reset the watchdog timer by writing a 1 to the WD_RST bit before the watchdog timer expires (WATCHDOG_FAULT bit is set), or disable the watchdog timer by setting the WATCHDOG bits = 00.




Figure 8-15. Watchdog Timer Flow Chart

8.5 Register Maps

I²C Slave Address: 6AH

Default I²C Slave Address: 0x6A (1101 010B + R/ \overline{W})

Table 8-5. I²C Registers

			idale e el l'elitegietele	
Address	Access Type	Acronym	Register Name	Section
00h	R/W	REG00	Input Current Limit	Go
01h	R/W	REG01	Charger Control 0	Go
02h	R/W	REG02	Charge Current Limit	Go
03h	R/W	REG03	Precharge and Termination Current Limit	Go
04h	R/W	REG04	Battery Voltage Limit	Go
05h	R/W	REG05	Charger Control 1	Go
06h	R/W	REG06	Charger Control 2	Go
07h	R/W	REG07	Charger Control 3	Go
08h	R	REG08	Charger Status 0	Go
09h	R	REG09	Charger Status 1	Go
0Ah	R	REG0A	Charger Status 2	Go
0Bh	R	REG0B	Part Information	Go
0Ch	R/W	REG0C	Charger Control 4	Go

Complex bit access types are encoded to fit into small table cells. Table 8-6 shows the codes that are used for access types in this section.

Table 8-6. I²C Access Type Codes

Table 5 C. 1 C. 1 Colors Type Codes								
Access Type	Code	Description						
Read Type								
R R		Read						
Write Type								
W	W	Write						
Reset Value								
-n Value after reso		Value after reset						
-X		Undefined value						

8.5.1 Input Current Limit Register (Address = 00h) [Reset = 17h] Figure 8-16. REG00 Register

7	6	5	4	3	2	1	0
0	0	0	1	0	1	1	1
R/W							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 8-7. REG00 Field Descriptions

Bit	Field	POR	Туре	Reset	Description			
7	EN_HIZ	0	R/W	by REG_RST by Watchdog	HIZ mode enable 0 – Disable (defau 1 – Enable			
6	TS_IGNORE	0	R/W	by REG_RST	ignore the TS pin of 0 – Include TS pin (default) 1 – Ignore TS pin.	s not monitor the NTC, host sets this bit to 1 to condition during charging and boost mode. into charge and boost mode enable conditions. Always consider TS is good to allow charging ITC_FAULT bits are 000 to report normal		
5	BATSNS_DIS	0	R/W	by REG_RST	Select either BATSNS pin or BAT pin to regulate battery voltage. 0 – Enable BATSNS in battery CV regulation. If the device fails BATSNS open/short detection (BATSNS_STAT = 1). Battery voltage is regulated through BAT pin. (default) 1 – Disable BATSNS. Use BAT pin in battery CV regulation.			
4	IINDPM[4]	1	R/W	by REG_RST	1600 mA	Input current limit setting (maximum limit, not		
3	IINDPM[3]	0	R/W	by REG_RST	800 mA	typical) Offset: 100 mA		
2	IINDPM[2]	1	R/W	by REG_RST	400 mA	Range: 100 mA (000000) – 3.2 A (11111)		
1	IINDPM[1]	1	R/W	by REG_RST	200 mA	Default: 2400 mA (10111)		
0	IINDPM[0]	1	R/W	by REG_RST	100 mA	IINDPM bits are changed automatically after Section 8.3.3.3 is completed PSEL HIGH = 500 mA PSEL LOW = 2.4 A Host can reprogram IINDPM register bits after input source detection is completed.		

8.5.2 Charger Control 0 Register (Address = 01h) [Reset = 1Ah] Figure 8-17. REG01 Register

7	6	5	4	3	2	1	0
0	0	0	1	1	0	1	0
R/W							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 8-8. REG01 Field Descriptions

Bit	Field	POR	Type	Reset	Description	
7	PFM_DIS	0	R/W	by REG_RST	PFM disable in both buck and boost mode. 0 – PFM enable (default) 1 – PFM disable	
6	WD_RST	0	R/W	by REG_RST by Watchdog	I ² C Watchdog timer reset. Back to 0 after watchdog timer reset 0 – Normal (default) 1 – Reset	
5	BST_CONFIG	0	R/W	by REG_RST by Watchdog	Boost mode enable. In charging case application, based on adapter plug-in or removal, the charger will automatically transit between charging mode and boost mode by setting BST_CONFIG bit and CHG_CONFIG bit both to 1. 0 – Boost mode disable (default) 1 – Boost mode enable	
4	CHG_CONFIG	1	R/W	by REG_RST by Watchdog	, · · · -	
3	SYS_MIN[2]	1	R/W	by REG_RST	System minimum voltage setting.	
2	SYS_MIN[1]	0	R/W	by REG_RST	000 – 2.6 V 001 – 2.8 V	
1	SYS_MIN[0]	1	R/W	by REG_RST	100 - 3 V 101 - 3.2 V 100 - 3.4 V 101 - 3.5 V (default) 110 - 3.6 V 111 - 3.7 V	
0	MIN_VBAT_SEL	0	R/W	by REG_RST	Minimum battery voltage when exiting boost mode. The rising threshold allows the device to start boost mode if other conditions are valid. $0-2.8\ V\ V_{BAT}\ falling,\ 3\ V\ rising\ (default)\\ 1-2.5\ V\ V_{BAT}\ falling,\ 2.8\ V\ rising$	

8.5.3 Charge Current Limit Register (Address = 02h) [Reset = 91h] Figure 8-18. REG02 Register

7	6	5	4	3	2	1	0
1	0	0	1	0	0	0	1
R/W							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 8-9. REG02 Field Descriptions

Bit	Field	POR	Туре	Reset	Description			
7	Reserved	1	R/W					
6	Q1_FULLON	0	R/W	by REG_RST	In buck mode, charger will fully turn on Q1 RBFET according to this bit setting when IINDPM is below 700 mA. When IINDPM is over 700 mA, Q1 is always fully on. 0 – Partially turn on Q1 for better regulation accuracy when IINDPM is below 700 mA. (default) 1 – Fully turn on Q1 for better efficiency when IINDPM is below 700 mA.			
5	ICHG[5]	0	R/W	by REG_RST by Watchdog	640 mA			
4	ICHG[4]	1	R/W	by REG_RST by Watchdog	320 mA	Fast charge current setting Default: 340 mA (010001) Range: 0 mA (0000001) –		
3	ICHG[3]	0	R/W	by REG_RST by Watchdog	160 mA	1180 mA (111011), 20 mA/ step		
2	ICHG[2]	0	R/W	by REG_RST by Watchdog	80 mA	111100: 1290 mA 111101: 1360 mA - 111110: 1430 mA 111111: 1500 mA I _{CHG} 0 mA disables charge.		
1	ICHG[1]	0	R/W	by REG_RST by Watchdog	40 mA			
0	ICHG[0]	1	R/W	by REG_RST by Watchdog	20 mA			

8.5.4 Precharge and Termination Current Limit Register (Address = 03h) [Reset = 12h] Figure 8-19. REG03 Register

7	6	5	4	3	2	1	0
0	0	0	1	0	0	1	0
R/W							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 8-10. REG03 Field Descriptions

Bit	Field	POR	Type	Reset	Description		
7	IPRECHG[3]	0	R/W	by REG_RST by Watchdog	160 mA	Precharge current setting	
6	IPRECHG[2]	0	R/W	by REG_RST by Watchdog	80 mA	Default: 40 mA (0001) Range: 20 mA (0000) – 260 mA	
5	IPRECHG[1]	0	R/W	by REG_RST by Watchdog	40 mA	(1100) Offset: 20 mA Note: I _{PRECHG} > 260 mA is clamped to 260 mA (1100)	
4	IPRECHG[0]	1	R/W	by REG_RST by Watchdog	20 mA		
3	ITERM[3]	0	R/W	by REG_RST by Watchdog	160 mA	Termination current setting	
2	ITERM[2]	0	R/W	by REG_RST by Watchdog	80 mA	Default: 60 mA (0010) Range: 20 mA – 260 mA (1100)	
1	ITERM[1]	1	R/W	by REG_RST by Watchdog	40 mA	Offset: 20 mA Note: I _{TERM} > 260 mA is clamped	
0	ITERM[0]	0	R/W	by REG_RST by Watchdog	20 mA	to 260 mA (1100)	

8.5.5 Battery Voltage Limit Register (Address = 04h) [Reset = 40h] Figure 8-20. REG04 Register

7	6	5	4	3	2	1	0
0	1	0	0	0	0	0	0
R/W							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 8-11. REG04 Field Descriptions

Bit	Field	POR	Type	Reset	Description
7	VBATREG[4]	0	R/W	by REG_RST by Watchdog	Battery voltage setting, also called V _{REG} . Default: 4.200 V (01000)
6	VBATREG[3]	1	R/W	by REG_RST by Watchdog	00000 – 3.504 V 00001 – 3.600 V 00010 – 3.696 V
5	VBATREG[2]	0	R/W	by REG_RST by Watchdog	00011 – 3.800 V 00100 – 3.904 V
4	VBATREG[1]	0	R/W	by REG_RST by Watchdog	00101 – 4.000 V 00110 – 4.100 V 00111 – 4.150 V
3	VBATREG[0]	0	R/W	by REG_RST by Watchdog	01000 – 4.200 V 01001 - 11111 – 4.300 V - 4.520 V, 10 mV/step 01110 4.350 V, 10011 4.400 V, 11000 4.450 V, 11101 4.500 V
2	TOPOFF_TIMER[1]	0	R/W	by REG_RST by Watchdog	00 – Disabled (default)
1	TOPOFF_TIMER[0]	0	R/W	by REG_RST by Watchdog	101 – 15 minutes 10 – 30 minutes 11 – 45 minutes
0	VRECHG	0	R/W	by REG_RST by Watchdog	Battery recharge threshold setting. 0 – 120 mV (default) 1 – 210 mV

8.5.6 Charger Control 1 Register (Address = 05h) [Reset = 9Eh] Figure 8-21. REG05 Register

7	6	5	4	3	2	1	0
1	0	0	1	1	1	1	0
R/W							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 8-12. REG05 Field Descriptions

Bit	Field	POR	Туре	Reset	Description
7	EN_TERM	1	R/W	by REG_RST by Watchdog	Battery charging termination enable. 0 – Disable 1 – Enable (default)
6	Reserved	0	R/W	by REG_RST by Watchdog	Reserved
5	WATCHDOG[1]	0	R/W	by REG_RST by Watchdog	Watchdog timer setting. 00 – Disable timer
4	WATCHDOG[0]	1	R/W	by REG_RST by Watchdog	01 – 40 s (default) 10 – 80 s 11 – 160 s
3	EN_TIMER	1	R/W	by REG_RST by Watchdog	Battery charging safety timer enable, including both fast charge and precharge timers. Precharge timer is 2 hours. Fast charge timer is set by REG05[2] 0 – Disable 1 – Enable timer (default)
2	CHG_TIMER	1	R/W	by REG_RST by Watchdog	Battery fast charging safety timer setting. 0 – 20 hrs 1 – 10 hrs (default)
1	TREG	1	R/W	by REG_RST by Watchdog	Thermal regulation threshold: 0 – 90°C 1 – 110°C (default)
0	JEITA_VSET (45C-60C)	0	R/W	by REG_RST by Watchdog	Battery voltage setting during JEITA warm (T3 - T5, typically 45C - 60C) 0 – Set charge voltage to 4.1 V (max) (default) 1 – Set charge voltage to V _{REG}

8.5.7 Charger Control 2 Register (Address = 06h) [Reset = E6h] Figure 8-22. REG06 Register

7	6	5	4	3	2	1	0
1	1	1	0	0	1	1	0
R/W							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 8-13. REG06 Field Descriptions

Bit	Field	POR	Type	Reset	Description			
7	OVP[1]	1	R/W	by REG_RST	V _{ACOV} threshold during buck mode and boost mode. 00 – 5.85 V 01 – 6.4 V (5-V input) 10 – 11 V (9-V input) 11 – 14.2 V (12-V input) (default)			
6	OVP[0]	1	R/W	by REG_RST				
5	BOOSTV[1]	1	R/W	by REG_RST	Boost regulation voltage setting 00 – 4.6 V 01 – 4.75 V 10 – 5.0 V (default) 11 – 5.15 V			
4	BOOSTV[0]	0	R/W	by REG_RST				
3	VINDPM[3]	0	R/W	by REG_RST	800 mV	VINDPM threshold setting		
2	VINDPM[2]	1	R/W	by REG_RST	400 mV	Default: 4.5 V (0110) Range: 3.9 V (0000) – 5.4 V (1111)		
1	VINDPM[1]	1	R/W	by REG_RST	200 mV			
0	VINDPM[0]	0	R/W	by REG_RST	100 mV	Offset: 3.9 V		

8.5.8 Charger Control 3 Register (Address = 07h) [Reset = 4Ch] Figure 8-23. REG07 Register

7	6	5	4	3	2	1	0
0	1	0	0	1	1	0	0
R/W							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 8-14. REG07 Field Descriptions

	Table 6-14. REGUT Field Descriptions										
Bit	Field	POR	Type	Reset	Description						
7	IINDET_EN	0	R/W	by REG_RST by Watchdog	Force input source type detection. After the detection is complete, this bit returns to 0. 0 – Not in input current limit detection. (default) 1 – Force input current limit detection when adapter is present.						
6	TMR2X_EN	1	R/W	by REG_RST by Watchdog Safety timer is slowed by 2X during input DPM, JEITA coo thermal regulation. 0 – Disable. Safety timer duration is set by REG05[2]. 1 – Safety timer slowed by 2X during input DPM (both V accool/warm (except I _{CHG} =100%), or thermal regulation. (def							
5	BATFET_DIS	0	R/W	by REG_RST	BATFET Q4 ON/OFF control. Set this bit to 1 to enter ship mode. To reset the device with adapter present, the host shall set BATFET_RST_WVBUS to 1 and then BATFET_DIS to 1. 0 – Turn on Q4. (default) 1 – Turn off Q4 after t _{BATFET_DLY} delay time (REG07[3])						
4	BATFET_RST_WVBUS	0	R/W	by REG_RST	Start BATFET full system reset with or without adapter present. 0 – Start BATFET full system reset after adapter is removed from VBUS. (default) 1 – Start BATFET full system reset when adapter is present on VBUS.						
3	BATFET_DLY	1	R/W	by REG_RST	Delay from BATFET_DIS (REG07[5]) set to 1 to BATFET turn off during ship mode. 0 – Turn off BATFET immediately when BATFET_DIS bit is set. 1 – Turn off BATFET after t _{BATFET_DLY} (typ 10 s) when BATFET_DIS bit is set. (default)						
2	BATFET_RST_EN	1	R/W	by REG_RST by Watchdog	Enable BATFET full system reset. The time to start of BATFET full system reset is based on the setting of BATFET_RST_WVBUS bit. 0 – Disable BATFET reset function 1 – Enable BATFET reset function when REG07[5] is also 1. (default)						
1	VINDPM_BAT_TRACK[1]	0	R/W	by REG_RST	Sets VINDPM to track BAT voltage. Actual VINDPM is higher of register						
0	VINDPM_BAT_TRACK[0]	0	R/W	by REG_RST	value and V _{BAT} + VINDPM_BAT_TRACK. 00 – Disable function (VINDPM set by register) (default) 01 – V _{BAT} + 200 mV 10 – V _{BAT} + 250 mV 11 – V _{BAT} + 300 mV						

8.5.9 Charger Status 0 Register (Address = 08h)

Figure 8-24. REG08

7	6	5	4	3	2	1	0
х	x	x	x	x	x	x	x
R	R	R	R	R	R	R	R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 8-15. REG08 Field Descriptions

Bit	Field	POR	Туре	Reset	Description
7	VBUS_STAT[2]	х	R	NA	VBUS Status register
6	VBUS_STAT[1]	х	R	NA	000 – No input 001 – USB host SDP (500 mA) → PSEL pin HIGH
5	VBUS_STAT[0]	x	R	NA	011 – Adapter 2.4 A → PSEL pin LOW 111 – Boost mode Software current limit is reported in IINDPM register
4	CHRG_STAT[1]	х	R	NA	Charging status:
3	CHRG_STAT[0]	x	R	NA	00 – Not charging 01 – Precharge or trickle charge (< V _{BATLOWV}) 10 – Fast charging 11 – Charge termination
2	PG_STAT	x	R	NA	Power Good status: 0 – Power Not Good 1 – Power Good
1	THERM_STAT	х	R	NA	0 – Not in thermal regulation 1 – In thermal regulation
0	VSYS_STAT	х	R	NA	0 – Not in SYS_MIN regulation (V _{BAT} > V _{SYS_MIN}) 1 – In SYS_MIN regulation (V _{BAT} < V _{SYS_MIN})

8.5.10 Charger Status 1 Register (Address = 09h)

Figure 8-25. REG09 Register

7	6	5	4	3	2		
1	х	х	х	х	x	х	x
R	R	R	R	R	R	R	R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 8-16. REG09 Field Descriptions

Bit	Field	POR	Type	Reset	Description
7	WATCHDOG_FAULT	1	R	NA	0 – Normal, device is in host mode, 1 – Watchdog timer expiration, device is in default mode.
6	BOOST_FAULT	х	R	NA	0 – Normal 1 – Fault detected in boost mode (any conditions that are not valid for boost operation), including VBUS overloaded (BST_OVP) or battery is too low (BST_BAT)
5	CHRG_FAULT[1]	х	R	NA	00 – Normal
4	CHRG_FAULT[0]	х	R	NA	10 – Input fault 10 – Thermal shutdown 11 – Charge safety timer expiration
3	BAT_FAULT	х	R	NA	0 – Normal, 1 – Battery overvoltage.
2	NTC_FAULT[2]	Х	R	NA	TS fault in buck mode
1	NTC_FAULT[1]	Х	R	NA	000 – Normal 010 – Warm
0	NTC_FAULT[0]	х	R	NA	011 - Vaiiii 011 - Cool 101 - Cold 110 - Hot TS fault in boost mode 000 - Normal 101 - Cold 110 - Hot

8.5.11 Charger Status 2 Register (Address = 0Ah)

Figure 8-26. REG0A Register

7	6	5	4	3	2	1	0
х	x	х	х	х	x	0	0
R	R	R	R	R	R	R/W	R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 8-17. REG0A Field Descriptions

Bit	Field	POR	Type	Reset	Description
7	VBUS_GD	х	R	NA	0 – VBUS does not pass poor source detection 1 – VBUS passes poor source detection
6	VINDPM_STAT	x	R	NA	0 – Not in VINDPM 1 – In VINDPM
5	IINDPM_STAT	x	R	NA	0 – Not in IINDPM 1 – In IINDPM
4	BATSNS_STAT	х	R	NA	0 – BATSNS pin is in good connection. Regulation battery voltage through BATSNS pin. 1 – BATSNS pin is open/short. Regulate battery voltage through BAT pin.
3	TOPOFF_ACTIVE	х	R	NA	0 – Top off timer not counting. 1 – Top off timer counting
2	ACOV_STAT	х	R	NA	0 – Not in ACOV 1 – In ACOV
1	VINDPM_INT_ MASK	0	R/W	by REG_RST	Allow or block INT pulse assertion to host during VINDPM. 0 – INT is asserted to host during VINDPM (default). 1 – No INT pulse asserted to host during VINDPM.
0	IINDPM_INT_ MASK	0	R/W	by REG_RST	Allow or block INT pulse assertion to host during IINDPM 0 – INT is asserted to host during IINDPM (default). 1 – No INT pulse asserted to host during IINDPM.

8.5.12 Part Information Register (Address = 0Bh)

Figure 8-27. REG0B Register

7	6	5	4	3	2	1	0
0	0	1	0	1	1	0	0
R/W	R	R	R	R	R	R	R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 8-18. REG0B Field Descriptions

Bit	Field	POR	Type	Reset	Description			
7	REG_RST	0	R/W	NA	Register reset 0 – Keep current register setting (default). 1 – Reset to default register value and reset safety timer. This bit returns to 0 after register reset is completed.			
6	PN[3]	0	R	NA				
5	PN[2]	1	R	NA	Reserved			
4	4 PN[1]		R	NA	Reserved			
3	PN[0]	1	R	NA				
2	Reserved	1	R	NA	Reserved			
1	Reserved	0	R	NA	Reserved			
0	0 Reserved		R	NA	- Reserved			

8.5.13 Charger Control 4 Register (Address = 0Ch) [Reset = 75h] Figure 8-28. REG0C

7	6	5	4	3	2	1	0
0	1	1	1	0	1	0	1
R/W							

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 8-19. REGOC Field Descriptions

Bit	Field	POR	Туре	Reset	Description
7	JEITA_COOL_ISET [1]	0	R/W	by REG_RST by Watchdog	Fast charge current setting during cool temperature range (T1 - T2), as percentage of I _{CHG} in REG02[5:0].
6	JEITA_COOL_ISET [0]	1	R/W	by REG_RST by Watchdog	00 – No Charge 01 – 20% of I _{CHG} (default) 10 – 50% of I _{CHG} 11 – 100% of I _{CHG} (safety timer does not become 2X)
5	JEITA_WARM_ISET [1]	1	R/W	by REG_RST by Watchdog	Fast charge current setting during warm temperature range (T3 - T5), as percentage of I _{CHG} in REG02[5:0].
4	JEITA_WARM_ISET [0]	1	R/W	by REG_RST by Watchdog	00 – No Charge 01 – 20% of I _{CHG} 10 – 50% of I _{CHG} 11 – 100% of I _{CHG} (safety timer does not become 2X) (default)
3	JEITA_VT2 [1]	0	R/W	by REG_RST by Watchdog	00 – VT2% = 70.75% (5.5°C) 01 – VT2% = 68.25% (10°C) (default)
2	JEITA_VT2 [0]	1	R/W	by REG_RST by Watchdog	10 – VT2% = 65.25% (15°C) 11 – VT2% = 62.25% (20°C)
1	JEITA_VT3 [1]	0	R/W	by Watchdog	00 – VT3% = 48.25% (40°C) 01 – VT3% = 44.75% (44.5°C) (default)
0	JEITA_VT3 [0]	1	R/W	by REG_RST by Watchdog	10 – VT3% = 40.75% (50.5°C) 11 – VT3% = 37.75% (54.5°C)

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

A typical application consists of the device configured as an I²C controlled power path management device and a single cell battery charger for Li-ion and Li-polymer batteries used in a wide range of smart phones and other portable devices. It integrates an input reverse-block FET (RBFET, Q1), high-side switching FET (HSFET, Q2), low-side switching FET (LSFET, Q3), and battery FET (BATFET Q4) between the system and battery. The device also integrates a bootstrap diode for the high-side gate drive.

9.2 Typical Application




Figure 9-1. BQ25619 Application Diagram with Optional PMOS

See the BQ25618 BMS024 Evaluation Module User's Guide and BQ25619 BMS025 Evaluation Module EVM User's Guide for complete schematic and component placement with trace and via locations.

9.2.1 Design Requirements

For this design example, use the parameters shown in the table below.

Table	9-1.	Design	Parameters
-------	------	--------	------------

PARAMETER	VALUE
V _{VBUS} voltage range	4 V to 13.5 V
Input current limit (REG00[4:0])	2.4 A
Fast charge current limit (REG02[5:0])	1.024 A
Minimum system voltage (REG01[3:1])	3.5 V
Battery regulation voltage (REG04[7:3])	4.2 V

9.2.2 Detailed Design Procedure

9.2.2.1 Inductor Selection

The 1.5-MHz switching frequency allows the use of small inductor and capacitor values to maintain an inductor saturation current higher than the charging current (I_{CHG}) plus half the ripple current (I_{RIPPLE}):

$$I_{SAT} \ge I_{CHG} + (1/2) I_{RIPPLE} \tag{3}$$

The inductor ripple current depends on the input voltage (V_{VBUS}), the duty cycle (D = V_{BAT}/V_{VBUS}), the switching frequency (f_S) and the inductance (L).

$$I_{RIPPLE} = \frac{V_{IN} \times D \times (1 - D)}{fs \times L}$$
(4)

The maximum inductor ripple current occurs when the duty cycle (D) is 0.5 or approximately 0.5. Usually inductor ripple is designed in the range between 20% and 40% maximum charging current as a trade-off between inductor size and efficiency for a practical design.

For compact solution size and efficiency at high current, a 1-µH inductor is recommended. To achieve better light load efficiency during boost mode (output current below 500 mA), the device also supports a 2.2-µH inductor with a 10-µF (min) cap on the system.

9.2.2.2 Input Capacitor and Resistor

Design the input capacitance to provide enough ripple current rating to absorb the input switching ripple current. Worst case RMS ripple current is half of the charging current when the duty cycle is 0.5. If the converter does not operate at 50% duty cycle, then the worst case capacitor RMS current I_{CIN} occurs where the duty cycle is closest to 50% and can be estimated using Equation 5.

$$I_{CIN} = I_{CHG} \times \sqrt{D \times (1 - D)}$$
(5)

A low ESR ceramic capacitor such as X7R or X5R is preferred for the input decoupling capacitor and should be placed as close as possible to the drain of the high-side MOSFET and source of the low-side MOSFET. The voltage rating of the capacitor must be higher than the normal input voltage level. A 25-V or higher rated capacitor is preferred for a 12-V input voltage. Minimum capacitance of 10 μ F is suggested for typical of 1.5-A charging current.

During high current output over 700 mA in boost mode, a 10-k Ω pull-down resistor on VBUS is recommended to keep VBUS low in case Q1 RBFET leakage gets high.

9.2.2.3 Output Capacitor

Ensure that the output capacitance has enough ripple current rating to absorb the output switching ripple current. Equation 6 shows the output capacitor RMS current I_{COUT} calculation.

$$I_{COUT} = \frac{I_{RIPPLE}}{2 \times \sqrt{3}} \approx 0.29 \times I_{RIPPLE}$$
(6)


The output capacitor voltage ripple can be calculated as follows:


$$\Delta V_{O} = \frac{V_{OUT}}{8LCfs^{2}} \left(1 - \frac{V_{OUT}}{V_{IN}} \right)$$
(7)

At certain input and output voltages and switching frequency, the voltage ripple can be reduced by increasing the output filter LC.

The charger device has internal loop compensation optimized for >10- μ F ceramic output capacitance. The preferred ceramic capacitor is 10-V rating, X7R or X5R.

9.2.3 Application Curves





10 Power Supply Recommendations

In order to provide an output voltage on SYS, the battery charger requires a power supply between 4 V and 13.5 V input with at least a 100-mA current rating connected to VBUS and a single-cell Li-ion battery with battery voltage greater than V_{BAT_UVLOZ} connected to BAT. The source current rating needs to be at least 3 A in order for the buck converter of the charger to provide maximum output power to SYS.

11 Layout

11.1 Layout Guidelines

The switching node rise and fall times should be minimized for minimum switching loss. Proper layout of the components to minimize the high frequency current path loop (see Figure 11-1) is important to prevent electrical and magnetic field radiation and high frequency resonant problems. Follow this specific order carefully to achieve the proper layout.

- Place an input capacitor as close as possible to the PMID pin and GND pin connections and use the shortest copper trace connection or GND plane. Add a 1-nF small size (such as 0402 or 0201) decoupling cap for the high frequency noise filter and EMI improvement.
- 2. Place the inductor input pin as close as possible to SW pin. Minimize the copper area of this trace to lower electrical and magnetic field radiation but make the trace wide enough to carry the charging current. Do not use multiple layers in parallel for this connection. Minimize parasitic capacitance from this area to any other trace or plane.
- 3. Put the output capacitor near to the inductor and the device. Ground connections need to be tied to the IC ground with a short copper trace connection or GND plane.
- 4. Route the analog ground separately from power ground. Connect the analog ground and connect power ground separately. Connect the analog ground and power ground together using the thermal pad as the single ground connection point. Or use a 0-Ω resistor to tie the analog ground to power ground.
- 5. Use a single ground connection to tie the charger power ground to the charger analog ground just beneath the device. Use ground copper pour but avoid power pins to reduce inductive and capacitive noise coupling.
- 6. Place the decoupling capacitors next to the IC pins and make the trace connection as short as possible.
- 7. It is critical that the exposed thermal pad on the backside of the device package be soldered to the PCB ground. Ensure that there are sufficient thermal vias directly under the IC, connecting to the ground plane on the other layers.
- 8. Ensure that the number and sizes of vias allow enough copper for a given current path.

See the BQ25618 BMS024 Evaluation Module User's Guide and BQ25619 BMS025 Evaluation Module EVM User's Guide for the recommended component placement with trace and via locations. For the VQFN information, refer to Quad Flatpack No-Lead Logic Packages Application Report and QFN and SON PCB Attachment Application Report.

11.2 Layout Example




Figure 11-1. High Frequency Current Path






Figure 11-2. Layout Example

12 Device and Documentation Support

12.1 Device Support

12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

12.2 Documentation Support

12.2.1 Related Documentation

For related documentation see the following:

- BQ25619 BMS025 Evaluation Module User's Guide
- BQ25618 BMS024 Evaluation Module User's Guide

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.4 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
BQ25618YFFR	ACTIVE	DSBGA	YFF	30	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BQ25618	Samples
BQ25618YFFT	ACTIVE	DSBGA	YFF	30	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BQ25618	Samples
BQ25619RTWR	ACTIVE	WQFN	RTW	24	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BQ25619	Samples
BQ25619RTWT	ACTIVE	WQFN	RTW	24	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	BQ25619	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

"All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ25618YFFR	DSBGA	YFF	30	3000	180.0	8.4	2.09	2.59	0.78	4.0	8.0	Q1
BQ25618YFFT	DSBGA	YFF	30	250	180.0	8.4	2.09	2.59	0.78	4.0	8.0	Q1
BQ25619RTWR	WQFN	RTW	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
BQ25619RTWT	WQFN	RTW	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

PACKAGE MATERIALS INFORMATION

24-Sep-2021




*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ25618YFFR	DSBGA	YFF	30	3000	182.0	182.0	20.0
BQ25618YFFT	DSBGA	YFF	30	250	182.0	182.0	20.0
BQ25619RTWR	WQFN	RTW	24	3000	367.0	367.0	35.0
BQ25619RTWT	WQFN	RTW	24	250	210.0	185.0	35.0

4 x 4, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-Leads (QFN) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-220.

RTW (S-PWQFN-N24)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View
Exposed Thermal Pad Dimensions

4206249-5/P 05/15

NOTES: A. All linear dimensions are in millimeters

RTW (S-PWQFN-N24)

PLASTIC QUAD FLATPACK NO-LEAD




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



DIE SIZE BALL GRID ARRAY




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.


DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.