## 3.8V TO 40V INPUT, 3.5A LOW IQ SYNCHRONOUS BUCK WITH INTERNAL COMPENSATION

## **Description**

The AP64352 is a 3.5A, synchronous buck converter with a wide input voltage range of 3.8V to 40V. The device fully integrates a 75m $\Omega$  high-side power MOSFET and a 45m $\Omega$  low-side power MOSFET to provide high-efficiency step-down DC-DC conversion.

The AP64352 device is easily used by minimizing the external component count due to its adoption of peak current mode control along with its integrated loop compensation network.


The AP64352 design is optimized for Electromagnetic Interference (EMI) reduction. The device has a proprietary gate driver scheme to resist switching node ringing without sacrificing MOSFET turn-on and turn-off times, which reduces high-frequency radiated EMI noise caused by MOSFET switching. AP64352 also features Frequency Spread Spectrum (FSS) with a switching frequency jitter of ±6%, which reduces EMI by not allowing emitted energy to stay in any one frequency for a significant period of time.

The device is available in an SO-8EP package.

### **Features**

- VIN 3.8V to 40V
- 3.5A Continuous Output Current
- 0.8V ± 1% Reference Voltage
- 22µA Low Quiescent Current (Pulse Frequency Modulation)
- Programmable Switching Frequency: 100kHz to 2.2MHz
- External Clock Synchronization: 100kHz to 2.2MHz
- Programmable Soft-Start Time
- Up to 85% Efficiency at 5mA Light Load
- Proprietary Gate Driver Design for Best EMI Reduction
- Frequency Spread Spectrum (FSS) to Reduce EMI
- Low-Dropout (LDO) Mode
- Precision Enable Threshold to Adjust UVLO
- Protection Circuitry
  - Undervoltage Lockout (UVLO)
  - Output Overvoltage Protection (OVP)
  - o Cycle-by-Cycle Peak Current Limit
  - o Thermal Shutdown
- Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
- Halogen and Antimony Free. "Green" Device (Note 3)

## **Pin Assignments**




## **Applications**

- 5V, 12V, and 24V Distributed Power Bus Supplies
- Power Tools and Laser Printers
- White Goods and Small Home Appliances
- Home Audio
- Network Systems
- Consumer Electronics
- General Purpose Point of Load

Notes:

- 1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
- 2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and\ Lead-free
- 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.



**Figure 1. Typical Application Circuit** 




Figure 2. Efficiency vs. Output Current

# **Pin Descriptions**

Pin Name	Pin Number	Function
BST	1	High-Side Gate Drive Boost Input. BST supplies the drive for the high-side N-Channel power MOSFET. A 100nF capacitor is recommended from BST to SW to power the high-side driver.
VIN	2	Power Input. VIN supplies the power to the IC as well as the step-down converter power MOSFETs. Drive VIN with a 3.8V to 40V power source. Bypass VIN to GND with a suitably large capacitor to eliminate noise due to the switching of the IC. See <b>Input Capacitor</b> section for more details.
EN	3	Enable Input. EN is a digital input that turns the regulator on or off. Drive EN high to turn on the regulator and low to turn it off. Connect to VIN or leave floating for automatic startup. The EN has a precision threshold of 1.18V for programing the UVLO. See <b>Enable</b> section for more details.
RT/CLK	4	Resistor Timing and External Clock. This pin can be used to control the switching frequency by setting the internal oscillator frequency or by synchronizing to an external clock. Connect a resistor from RT/CLK to GND to set the internal oscillator frequency. An external clock can be input directly to the RT/CLK pin and the internal oscillator synchronizes to the external clock frequency using a PLL. If the external clock edges stop, the operating mode automatically returns to resistor frequency programming. See <b>Programming Switching Frequency</b> section for more details.
FB	5	Feedback sensing terminal for the output voltage. Connect this pin to the resistive divider of the output.  See <b>Setting the Output Voltage</b> section for more details.
SS	6	Soft-start. Place a ceramic capacitor from this pin to ground to program soft-start time. An internal 4μA current source pulls the SS pin to VCC. See <b>Programming Soft-Start Time</b> section for more details.
GND	7	Power Ground.
SW	8	Power Switching Output. SW is the switching node that supplies power to the output. Connect the output LC filter from SW to the output load.
EXPOSED PAD	9	Heat dissipation path of the die. The exposed thermal pad must be electrically connected to GND and must be connected to the ground plane of the PCB for proper operation and optimized thermal performance.




Figure 3. Functional Block Diagram

# Absolute Maximum Ratings (Note 4) (At TA = +25°C, unless otherwise specified.)

Symbol	Parameter	Rating	Unit	
VIN	Supply Pin Voltage	-0.3 to +42.0 (DC)	V	
VIIA	Supply Fill Voltage	-0.3 to +45.0 (400ms)	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
V <sub>BST</sub>	Bootstrap Pin Voltage	V <sub>SW</sub> - 0.3 to V <sub>SW</sub> + 6.0	V	
V <sub>EN</sub>	Enable/UVLO Pin Voltage	-0.3 to +42.0	V	
V <sub>RT/CLK</sub>	RT/CLK Pin Voltage	-0.3 to +6.0	V	
V <sub>FB</sub>	Feedback Pin Voltage	-0.3 to +6.0	V	
V <sub>SS</sub>	Soft-Start Pin Voltage	-0.3 to +6.0	V	
V	Switch Pin Voltage	-0.3 to VIN + 0.3 (DC)	V	
$V_{\sf SW}$	Switch Pin Voltage	-2.5 to VIN + 2.0 (20ns)	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
T <sub>ST</sub>	Storage Temperature	-65 to +150		
TJ	Junction Temperature	+160	°C	
T <sub>L</sub>	Lead Temperature	+260	°C	
ESD Susceptibility (Note 5)		•	•	
НВМ	Human Body Model	2000		
CDM	Charged Device Model	500	V	

Notes:

- 4. Stresses greater than the **Absolute Maximum Ratings** specified above may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions exceeding those indicated in this specification is not implied. Device reliability may be affected by exposure to absolute maximum rating conditions for extended periods of time.
- 5. Semiconductor devices are ESD sensitive and may be damaged by exposure to ESD events. Suitable ESD precautions should be taken when handling and transporting these devices.

# Thermal Resistance (Note 6)

Symbol	Parameter	Rating		Unit
$\theta_{JA}$	Junction to Ambient	SO-8EP	45	°C/W
θ <sub>JC</sub>	Junction to Case	SO-8EP	5	°C/W

Note: 6. Test condition for SO-8EP: Device mounted on FR-4 substrate, four-layer PC board, 2oz copper, with minimum recommended pad layout.

# Recommended Operating Conditions (Note 7) (At T<sub>A</sub> = +25°C, unless otherwise specified.)

Symbol	Parameter	Min	Max	Unit
VIN	Supply Voltage	3.8	40	V
VOUT	Output Voltage	0.8	39	V
$T_A$	Operating Ambient Temperature Range	-40	+85	°C
TJ	Operating Junction Temperature Range	-40	+125	°C

Note: 7. The device function is not guaranteed outside of the recommended operating conditions.

**Electrical Characteristics** (At  $T_A = +25$ °C, VIN = 12V, unless otherwise specified. Min/Max limits apply across the recommended ambient temperature range, -40°C to +85°C, and input voltage range, 3.8V to 40V, unless otherwise specified.)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
I <sub>SHDN</sub>	Shutdown Supply Current	$V_{EN} = 0V$	_	1	5	μA
IQ	Quiescent Supply Current	$V_{EN}$ = Floating, $V_{FB}$ = 1.0V	_	22	_	μA
UVLO	VIN Undervoltage Rising Threshold	_	_	3.5	3.7	V
OVLO	VIN Undervoltage Hysteresis		_	400	_	mV
R <sub>DS(ON)1</sub>	High-Side Power MOSFET On-Resistance (Note 8)	1	_	75	_	mΩ
R <sub>DS(ON)2</sub>	Low-Side Power MOSFET On-Resistance (Note 8)	_	_	45	_	mΩ
I <sub>PEAK_LIMIT</sub>	HS Peak Current Limit (Note 8)	_	4.25	5	5.75	Α
I <sub>VALLEY_LIMIT</sub>	LS Valley Current Limit (Note 8)	_	_	5.5	_	Α
I <sub>PFMPK</sub>	PFM Peak Current Limit	_	_	750	_	mA
Izc	Zero Cross Current Threshold	_	_	0	_	mA
f <sub>RANGE_RT</sub>	Frequency Range Using RT	_	100	_	2200	kHz
f <sub>SW</sub>	Oscillator Frequency	$RT = 200k\Omega (\pm 1\%)$	450	500	550	kHz
f <sub>RANGE_CLK</sub>	Frequency Range Using External CLK	_	100	_	2200	kHz
t <sub>ON_MIN</sub>	Minimum On-Time	_	_	100	_	ns
$V_{FB}$	Feedback Voltage	CCM	792	800	808	mV
V <sub>EN_H</sub>	EN Logic High Threshold	_	_	1.18	1.25	V
V <sub>EN_L</sub>	EN Logic Low Threshold	_	1.03	1.09	_	V
	EN Input Current	V <sub>EN</sub> = 1.5V	_	5.5	_	μA
I <sub>EN</sub>		V <sub>EN</sub> = 1V	1	1.5	2	μΑ
tss	Soft-Start Time	C <sub>SS</sub> = 10nF	_	2	_	ms
T <sub>SD</sub>	Thermal Shutdown (Note 8)	_	_	160	_	°C
T <sub>Hys</sub>	Thermal Shutdown Hysteresis (Note 8)	_	_	25	_	°C

Note: 8. Compliance to the datasheet limits is assured by one or more methods: production test, characterization, and/or design.

**Typical Performance Characteristics** (AP64352 at  $T_A = +25^{\circ}\text{C}$ , VIN = 12V, VOUT = 5V,  $f_{sw} = 500\text{kHz}$  (RT= 200k $\Omega \pm 1\%$ ), Css = 10nF, unless otherwise specified.)




Figure 4. Efficiency vs. Output Current, VIN = 12V




Figure 6. Line Regulation




Figure 8. Feedback Voltage vs. Temperature




Figure 5. Efficiency vs. Output Current, VIN = 24V




Figure 7. Load Regulation





Figure 9. Power MOSFET R<sub>DS(ON)</sub> vs. Temperature

Typical Performance Characteristics (AP64352 at  $T_A = +25^{\circ}C$ , VIN = 12V, VOUT = 5V,  $f_{SW} = 500 \text{kHz}$  (RT= 200k $\Omega \pm 1\%$ ),

C<sub>SS</sub> = 10nF, unless otherwise specified.) (continued)






Figure 10. IQ vs. Temperature




Figure 11. I<sub>SHDN</sub> vs. Temperature





Figure 12. VIN Power-On Reset and UVLO vs. Temperature








Figure 14. Output Voltage Ripple, IOUT = 50mA

**Typical Performance Characteristics** (AP64352 at  $T_A = +25^{\circ}$ C, VIN = 12V, VOUT = 5V,  $f_{sw} = 500$ kHz (RT= 200k $\Omega \pm 1\%$ ),  $C_{SS} = 10$ nF, unless otherwise specified.) (cont.)




Figure 16. Load Transient, IOUT = 50mA to 500mA to 50mA

Figure 17. Load Transient, IOUT = 2A to 3.5A to 2A





Figure 18. Load Transient, IOUT = 50mA to 3.5A to 50mA

**Typical Performance Characteristics** (AP64352 at  $T_A = +25^{\circ}$ C, VIN = 12V, VOUT = 5V,  $f_{sw} = 500$ kHz (RT= 200k $\Omega \pm 1\%$ ), Css = 10nF, unless otherwise specified.) (cont.)



VOUT (2V/div)

L\_ (5A/div)

V<sub>SW</sub> (10V/div)

V<sub>SW</sub> (10V/div)

V<sub>SW</sub> (10V/div)

V<sub>SW</sub> (10V/div)

Figure 21. Output Short Protection, IOUT = 3.5A

Figure 22. Output Short Recovery, IOUT = 3.5A

## **Application Information**

### 1 Pulse Width Modulation (PWM) Operation

The AP64352 device is a 3.8V-to-40V input, 3.5A output, EMI friendly, fully integrated synchronous buck converter. Refer to the block diagram in Figure 3. The device employs fixed-frequency peak current mode control. The switching frequency is programmable from 100kHz to 2.2MHz through either of two modes, resistor timing or external clock synchronization, to allow optimizing either power efficiency or external component size. The internal clock's rising edge initiates turning on the integrated high-side power MOSFET, Q1, for each cycle. When Q1 is on, the inductor current rises linearly and the device charges the output capacitor. The current across Q1 is sensed and converted to a voltage with a ratio of R<sub>T</sub> via the CSA block. The CSA output is combined with an internal slope compensation, S<sub>E</sub>, resulting in V<sub>SUM</sub>. When V<sub>SUM</sub> rises higher than the COMP node, the device turns off Q1 and turns on the low-side power MOSFET, Q2. The inductor current decreases when Q2 is on. On the rising edge of next clock cycle, Q2 turns off and Q1 turns on. This sequence repeats every clock cycle.

The error amplifier generates the COMP voltage by comparing the voltage on the FB pin with an internal 0.8V reference. An increase in load current causes the feedback voltage to drop. The error amplifier thus raises the COMP voltage until the average inductor current matches the increased load current. This feedback loop regulates the output voltage. The internal slope compensation circuitry prevents subharmonic oscillation when the duty cycle is greater than 50% for peak current mode control.

The peak current mode control and integrated loop compensation network simplify the AP64352 footprint.

### 2 Pulse Frequency Modulation (PFM) Operation

In heavy load conditions, the AP64352 operates in forced PWM mode. As the load current decreases, the internal COMP node voltage also decreases. At a certain limit, if the load current is low enough, the COMP node voltage is clamped and is prevented from decreasing any further. The voltage at which COMP is clamped corresponds to the 750mA PFM peak inductor current limit. As the load current approaches zero, the AP64352 enters PFM mode to increase the converter power efficiency at light load conditions. When the inductor current decreases to 0mA, zero cross detection circuitry on the low-side power MOSFET, Q2, forces it off. The buck converter does not sink current from the output when the output load is light and while the device is in PFM. Because the AP64352 works in PFM during light load conditions, it can achieve power efficiency of up to 85% at a 5mA load condition.

The quiescent current of AP64352 is 22µA typical under a no-load, non-switching condition.

## 3 Enable

When disabled, the device shutdown supply current is only 1µA. When applying a voltage greater than the EN logic high threshold (typical 1.18V, rising), the AP64352 enables all functions and the device initiates the soft-start phase. The EN pin is a high-voltage pin and can be directly connected to VIN to automatically start up the device as VIN increases. An internal 1.5µA pull-up current source connected from the internal LDO-regulated VCC to the EN pin guarantees that if EN is left floating, the device still automatically enables once the voltage reaches the EN logic high threshold. The AP64352 has a programmable soft-start time to prevent output voltage overshoot and inrush current. When the EN voltage falls below its logic low threshold (typical 1.09V, falling), the internal SS voltage discharges to ground and device operation disables.

The EN pin can also be used to program the undervoltage lockout thresholds. See Undervoltage Lockout (UVLO) section for more details.

Alternatively, a small ceramic capacitor can be added from EN to GND. This delays the triggering of EN, which delays the startup of the output voltage. This is useful when sequencing multiple power rails to minimize input inrush current. The amount of capacitance is calculated by:

## 4 Electromagnetic Interference (EMI) Reduction with Ringing-Free Switching Node and Frequency Spread Spectrum (FSS)

In some applications, the system must meet EMI standards. In relation to high frequency radiation EMI noise, the switching node's (SW's) ringing amplitude is especially critical. To dampen high frequency radiated EMI noise, the AP64352 device implements a proprietary, multi-level gate driver scheme that achieves a ringing-free switching node without sacrificing the switching node's rise and fall slew rates as well as the converter's power efficiency.

To further improve EMI reduction, the AP64352 device also implements FSS with a switching frequency jitter of ±6%. FSS reduces conducted and radiated interference at a particular frequency by spreading the switching noise over a wider frequency band and by not allowing emitted energy to stay in any one frequency for a significant period of time.

#### 5 Adjusting Undervoltage Lockout (UVLO)

Undervoltage lockout is implemented to prevent the IC from insufficient input voltages. The AP64352 device has a UVLO comparator that monitors the input voltage and the internal bandgap reference. The AP64352 disables if the input voltage falls below 3.1V. In this UVLO event, both the high-side and low-side power MOSFETs turn off.

Some applications may desire higher VIN UVLO threshold voltages than is provided by the default setup. A 4µA hysteresis pull-up current source on the EN pin along with an external resistive divider (R3 and R4) configures the VIN UVLO threshold voltages as shown in Figure 23.




Figure 23. Programming UVLO

The resistive divider resistor values are calculated by:



### Where:

- V<sub>ON</sub> is the rising edge VIN voltage to enable the regulator and is greater than 3.7V
- V<sub>OFF</sub> is the falling edge VIN voltage to disable the regulator and is greater than 3.3V

#### 6 Output Overvoltage Protection (OVP)

The AP64352 implements output OVP circuitry to minimize output voltage overshoots during decreasing load transients. The high-side power MOSFET turns off, and the low-side power MOSFET turns on when the output voltage exceeds its target by 5% in order to prevent the output voltage from continuing to increase.

## 7 Overcurrent Protection (OCP)

The AP64352 has cycle-by-cycle peak current limit protection by sensing the current through the internal high-side power MOSFET, Q1. While Q1 is on, the internal sensing circuitry monitors its conduction current. Once the current through Q1 exceeds the peak current limit, Q1 immediately turns off. If Q1 consistently hits the peak current limit for 512 cycles, the buck converter enters hiccup mode and shuts down. After 8192 cycles of down time, the buck converter restarts powering up. Hiccup mode reduces the power dissipation in the overcurrent condition.

#### 8 Thermal Shutdown (TSD)

If the junction temperature of the device reaches the thermal shutdown limit of 160°C, the AP64352 shuts down both its high-side and low-side power MOSFETs. When the junction temperature reduces to the required level (135°C typical), the device initiates a normal power-up cycle with soft-start.

#### 9 Power Derating Characteristics

To prevent the regulator from exceeding the maximum recommended operating junction temperature, some thermal analysis is required. The regulator's temperature rise is given by:

Eq. 4

#### Where:

- PD is the power dissipated by the regulator
- θ<sub>JA</sub> is the thermal resistance from the junction of the die to the ambient temperature

The junction temperature, T<sub>J</sub>, is given by:

Eq. 5

## Where:

T<sub>A</sub> is the ambient temperature of the environment

For the SO-8EP package, the  $\theta_{JA}$  is 45°C/W. The actual junction temperature should not exceed the maximum recommended operating junction temperature of 125°C when considering the thermal design. Figure 24 shows a typical derating curve versus ambient temperature.




Figure 24. Output Current Derating Curve vs. Ambient Temperature, VIN = 12V, f<sub>sw</sub> = 500kHz

### 10 Setting the Output Voltage

The AP64352 has adjustable output voltages starting from 0.8V using an external resistive divider. An optional external capacitor, C4 in Figure 1, of 10pF to 220pF improves the transient response. The resistor values of the feedback network are selected based on a design trade-off between efficiency and output voltage accuracy. There is less current consumption in the feedback network for high resistor values, which improves efficiency at light loads. However, values too high cause the device to be more susceptible to noise affecting its output voltage accuracy. R1 can be determined by the following equation:

Table 1 shows a list of recommended component selections for common output voltages for AP64352 referencing Figure 1.

AP64352 **Output Voltage** R1 R2 L C1 C2 C3 C4 (V)  $(k\Omega)$  $(k\Omega)$ (µH) (µF) (µF) (nF) (pF) 11.0 22.1 3.3 2 x 22 OPEN 1.2 100 OPEN 1.5 19.6 22.1 3.3 10 2 x 22 100 1.8 27.4 22.1 3.3 10 2 x 22 100 OPEN 22.1 2 x 22 2.5 47.5 4.7 10 100 OPEN 69.8 22.1 4.7 10 OPEN 2 x 22 100 3.3 115.8 22.1 5.5 10 2 x 22 100 OPEN 5.0 12.0 309.0 22.1 10.0 10 2 x 22 100 OPEN

Table 1. Recommended Components Selections,  $f_{sw} = 500kHz$ 

## 11 Programming Soft-Start Time

The AP64352 features a programmable soft-start time to prevent inrush current during the start-up sequence. Connect an external soft-start capacitor, C<sub>ss</sub>, from the SS pin to ground.

The SS pin sources an internal  $4\mu$ A current to charge  $C_{ss}$  when the EN pin exceeds the device's turn-on threshold. AP64352 uses the lower voltage between the SS pin voltage and the internal 0.8V reference voltage as the input reference voltage for the error amplifier to regulate the output. Soft-start finishes when the SS pin voltage exceeds the 0.8V internal reference. The  $C_{ss}$  capacitance required for a given soft-start time is calculated by:

Eq. 7

#### Where:

- C<sub>ss</sub> is the capacitance in nF and is at least 10nF
- $\bullet \qquad t_{\text{ss}} \text{ is the soft-start time in ms and is at least 2ms} \\$

## 12 Programming Switching Frequency

The switching frequency of the AP64352 can be programmed through either of two modes, Resistor Timing or External Clock Synchronization.

In Resistor Timing mode, a resistor is placed between the RT/CLK pin to ground and sets the switching frequency over a wide range from 100kHz to 2.2MHz. The RT/CLK pin voltage is typically 0.5V. The RT/CLK pin cannot be left floating. The RT resistance required for a given switching frequency is calculated by:

#### Where:

- RT is the resistance in kΩ
- f<sub>sw</sub> is the switching frequency in kHz between 100kHz to 2.2MHz

FSS is enabled when programming the switching frequency through Resistor Timing mode.

In External Clock Synchronization mode, the switching frequency synchronizes to an external clock applied to the RT/CLK pin. The synchronization frequency range is also 100kHz to 2.2MHz, and the rising edge of SW synchronizes to the falling edge of the external clock at the RT/CLK pin with a typical 66ns delay. An internal PLL locks the internal switching frequency to that of the external clock signal. An external square wave clock signal supplied at the RT/CLK pin must have a logic high level greater than 3.5V, a logic low level less than 0.4V, and a pulse width of at least 80ns.

FSS is disabled when programming the switching frequency through External Clock Synchronization mode.




Figure 25. Switching Between Resistor Timing and External Clock Synchronization Modes

In applications where both Resistor Timing and External Clock Synchronization modes are required, the device can be configured as shown in Figure 25. Before an external clock signal is available at the RT/CLK pin, the device operates in Resistor Timing mode. When an external clock is supplied to the RT/CLK pin, the device automatically transitions from Resistor Timing mode to External Clock Synchronization mode typically within 85µs. When the external clock signal is disconnected from the RT/CLK pin, the device's switching frequency returns to being programmed in Resistor Timing mode. When switching between Resistor Timing and External Clock Synchronization modes, it is recommended that the external clock signal is within ±25% of the frequency controlling the device in Resistor Timing mode to prevent large changes in switching frequency within the device.

#### 13 Inductor

Calculating the inductor value is a critical factor in designing a buck converter. For most designs, the following equation can be used to calculate the inductor value:

\_\_\_\_\_\_ Eq. 9

#### Where:

- ∆I<sub>L</sub> is the inductor current ripple
- f<sub>SW</sub> is the buck converter switching frequency

For AP64352, choose  $\Delta I_L$  to be 30% to 50% of the maximum load current of 3.5A.

The inductor peak current is calculated by:

\_\_\_ Eq. 10

Peak current determines the required saturation current rating, which influences the size of the inductor. Saturating the inductor decreases the converter efficiency while increasing the temperatures of the inductor and the internal power MOSFETs. Therefore, choosing an inductor with the appropriate saturation current rating is important. For most applications, it is recommended to select an inductor of approximately  $2.2\mu H$  to  $10\mu H$  with a DC current rating of at least 35% higher than the maximum load current. For highest efficiency, the inductor's DC resistance should be less than  $30m\Omega$ . Use a larger inductance for improved efficiency under light load conditions.

#### 14 Input Capacitor

The input capacitor reduces both the surge current drawn from the input supply as well as the switching noise from the device. The input capacitor must sustain the ripple current produced during the on-time of Q1. It must have a low ESR to minimize power dissipation due to the RMS input current.

The RMS current rating of the input capacitor is a critical parameter and must be higher than the RMS input current. As a rule of thumb, select an input capacitor with an RMS current rating greater than half of the maximum load current.

Due to large dl/dt through the input capacitor, electrolytic or ceramic capacitors with low ESR should be used. If using a tantalum capacitor, it must be surge protected or else capacitor failure could occur. Using a ceramic capacitor greater than 10µF is sufficient for most applications.

#### 15 Output Capacitor

The output capacitor keeps the output voltage ripple small, ensures feedback loop stability, and reduces both the overshoots and undershoots of the output voltage during load transients. During the first few microseconds of an increasing load transient, the converter recognizes the change from steady-state and enters 100% duty cycle to supply more current to the load. However, the inductor limits the change to increasing current depending on its inductance. Therefore, the output capacitor supplies the difference in current to the load during this time. Likewise, during the first few microseconds of a decreasing load transient, the converter recognizes the change from steady-state and sets the on-time to minimum to reduce the current supplied to the load. However, the inductor limits the change in decreasing current as well. Therefore, the output capacitor absorbs the excess current from the inductor during this time.

The effective output capacitance, COUT, requirements can be calculated from the equations below.

The ESR of the output capacitor dominates the output voltage ripple. The amount of ripple can be calculated by:

An output capacitor with large capacitance and low ESR is the best option. For most applications, a 22µF to 68µF ceramic capacitor is sufficient. To meet the load transient requirements, the calculated COUT should satisfy the following inequality:

#### Where:

- I<sub>Trans</sub> is the load transient
- ΔV<sub>Overshoot</sub> is the maximum output overshoot voltage
- ΔV<sub>Undershoot</sub> is the maximum output undershoot voltage

## 16 Bootstrap Capacitor and Low-Dropout (LDO) Operation

To ensure proper operation, a ceramic capacitor must be connected between the BST and SW pins. A 100nF ceramic capacitor is sufficient. If the bootstrap capacitor voltage falls below 2.3V, the boot undervoltage protection circuit turns Q2 on for 300ns to refresh the bootstrap capacitor and raise its voltage back above 2.55V. The bootstrap capacitor threshold voltage is always maintained to ensure enough driving capability for Q1. This operation may arise during long periods of no switching such as in PFM with light load conditions. Another event that requires the refreshing of the bootstrap capacitor is when the input voltage drops close to the output voltage. Under this condition, the regulator enters low-dropout mode by holding Q1 on for multiple clock cycles. To prevent the bootstrap capacitor from discharging, Q2 is forced to refresh. The effective duty cycle is approximately 100% so that it acts as an LDO to maintain the output voltage regulation.

# Layout

## **PCB Layout**

- 1. The AP64352 works at 3.5A load current so heat dissipation is a major concern in the layout of the PCB. 2oz copper for both the top and bottom layers is recommended.
- 2. Place the input capacitors as closely across VIN and GND as possible.
- 3. Place the inductor as close to SW as possible.
- 4. Place the output capacitors as close to GND as possible.
- 5. Place the feedback components as close to FB as possible.
- 6. If using four or more layers, use at least the 2<sup>nd</sup> and 3<sup>rd</sup> layers as GND to maximize thermal performance.
- 7. Add as many vias as possible around both the GND pin and under the GND plane for heat dissipation to all the GND layers.
- 8. Add as many vias as possible around both the VIN pin and under the VIN plane for heat dissipation to all the VIN layers.
- 9. See Figure 26 for more details.





Figure 26. Recommended PCB Layout


# **Ordering Information**



Orderable Device	Package Code	Tape and Reel		
Orderable Device		Quantity	Part Number Suffix	
AP64352SP-13	SP	4000	-13	

# **Marking Information**


## SO-8EP



# **Package Outline Dimensions**

Please see http://www.diodes.com/package-outlines.html for the latest version.

### SO-8EP




SO-8EP				
Dim	Min	Max	Тур	
Α	1.40	1.50	1.45	
A1	0.00	0.13	-	
b	0.30	0.50	0.40	
С	0.15	0.25	0.20	
D	4.85	4.95	4.90	
E	3.80	3.90	3.85	
E0	3.85	3.95	3.90	
E1	5.90	6.10	6.00	
е	-	-	1.27	
F	2.75	3.35	3.05	
Н	2.11	2.71	2.41	
L	0.62	0.82	0.72	
N	-	-	0.35	
Q	0.60	0.70	0.65	
All Dimensions in mm				

# **Suggested Pad Layout**

Please see http://www.diodes.com/package-outlines.html for the latest version.

## SO-8EP



Dimensions	Value	
	(in mm)	
С	1.270	
Х	0.802	
X1	3.502	
X2	4.612	
Y	1.505	
Y1	2.613	
Y2	6.500	

#### IMPORTANT NOTICE

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages.

Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel. Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.

This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes Incorporated.

#### LIFE SUPPORT

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:

- A. Life support devices or systems are devices or systems which:
  - 1. are intended to implant into the body, or
  - 2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.
- B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or to affect its safety or effectiveness.