SBOS233G –MARCH 2002 –REVISED APRIL 2018

# **OPAx354 250-MHz, Rail-to-Rail I/O, CMOS Operational Amplifiers**

### <span id="page-0-1"></span>**1 Features**

- Unity-Gain Bandwidth: 250 MHz
- Wide Bandwidth: 100-MHz GBW
- High Slew Rate: 150 V/µs
- Low Noise: 6.5 nV√Hz
- Rail-to-Rail I/O
- High Output Current: > 100 mA
- **Excellent Video Performance:** 
	- Differential Gain: 0.02%, Differential Phase: 0.09°
	- 0.1-dB Gain Flatness: 40 MHz
- Low Input Bias Current: 3 pA
- Quiescent Current: 4.9 mA
- Thermal Shutdown
- Supply Range: 2.5 V to 5.5 V
- *Micro*SIZE and PowerPAD™ Packages

# <span id="page-0-2"></span>**2 Applications**

- Video Processing
- **Ultrasound**
- Optical Networking, Tunable Lasers
- Photodiode Transimpedance Amps
- **Active Filters**
- High-Speed Integrators
- Analog-to-Digital (A/D) Converter Input Buffers
- Digital-to-Analog (D/A) Converter Output **Amplifiers**
- Barcode Scanners
- <span id="page-0-0"></span>**Communications**

### **3 Description**

The OPAx354 series of high-speed, voltage-feedback CMOS operational amplifiers are designed for video and other applications requiring wide bandwidth. They are unity-gain stable and can drive large output currents. Differential gain is 0.02% and differential phase is 0.09°. Quiescent current is only 4.9 mA per channel.

The OPAx354 series of op amps are optimized for operation on single or dual supplies as low as 2.5 V  $(\pm 1.25 \text{ V})$  and up to 5.5 V  $(\pm 2.75 \text{ V})$ . Common-mode input range extends beyond the supplies. The output swing is within 100 mV of the rails, supporting wide dynamic range.

For applications requiring the full 100-mA continuous output current, single and dual 8-pin HSOP PowerPAD versions are available.

The single version (OPA354) is available in the tiny 5 pin SOT-23 and 8-pin HSOP PowerPAD packages. The dual version (OPA2354) comes in the miniature 8-pin VSSOP and 8-pin HSOP PowerPAD packages. The quad version (OPA4354) is offered in 14-pin TSSOP and 14-pin SOIC packages.

Multichannel version features completely independent circuitry for lowest crosstalk and freedom from interaction. All features are specified over the extended –40°C to +125°C temperature range.



#### **Device Information[\(1\)](#page-0-0)**

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Simplified Schematic**



# **Table of Contents**





# <span id="page-1-0"></span>**4 Revision History**





# <span id="page-2-0"></span>**5 Device Comparison Table**

<span id="page-2-2"></span>

# <span id="page-2-1"></span>**6 Pin Configuration and Functions**





NC – no internal connection

PowerPAD must be connected to V− or left floating.

### **Pin Functions: OPA354**



![](_page_3_Figure_1.jpeg)

(1) PowerPAD must be connected to V− or left floating.

#### **Pin Functions: OPA2354**

![](_page_3_Picture_155.jpeg)

![](_page_4_Figure_1.jpeg)

#### **Pin Functions: OPA4354**

![](_page_4_Picture_224.jpeg)

#### **[OPA354](http://www.ti.com/product/opa354?qgpn=opa354), [OPA2354](http://www.ti.com/product/opa2354?qgpn=opa2354), [OPA4354](http://www.ti.com/product/opa4354?qgpn=opa4354)**

SBOS233G –MARCH 2002–REVISED APRIL 2018

### <span id="page-5-0"></span>**7 Specifications**

#### <span id="page-5-1"></span>**7.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

![](_page_5_Picture_188.jpeg)

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *[Recommended](#page-5-3) [Operating Conditions](#page-5-3)*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Short-circuit to ground, one amplifier per package.

## <span id="page-5-2"></span>**7.2 ESD Ratings**

![](_page_5_Picture_189.jpeg)

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.<br>(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### <span id="page-5-3"></span>**7.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

![](_page_5_Picture_190.jpeg)

### <span id="page-6-0"></span>**7.4 Thermal Information: OPA354**

![](_page_6_Picture_342.jpeg)

(1) For more information about traditional and new thermal metrics, see the *[Semiconductor and IC Package Thermal Metrics](http://www.ti.com/lit/pdf/spra953)* application report.

## <span id="page-6-1"></span>**7.5 Thermal Information: OPA2354**

![](_page_6_Picture_343.jpeg)

(1) For more information about traditional and new thermal metrics, see the *[Semiconductor and IC Package Thermal Metrics](http://www.ti.com/lit/pdf/spra953)* application report.

### <span id="page-6-2"></span>**7.6 Thermal Information: OPA4354**

![](_page_6_Picture_344.jpeg)

(1) For more information about traditional and new thermal metrics, see the *[Semiconductor and IC Package Thermal Metrics](http://www.ti.com/lit/pdf/spra953)* application report.

#### **[OPA354](http://www.ti.com/product/opa354?qgpn=opa354), [OPA2354](http://www.ti.com/product/opa2354?qgpn=opa2354), [OPA4354](http://www.ti.com/product/opa4354?qgpn=opa4354)**

SBOS233G –MARCH 2002–REVISED APRIL 2018

# <span id="page-7-0"></span>**7.7** Electrical Characteristics:  $V_s = 2.7$  V to 5.5 V (Single-Supply)

at T<sub>A</sub> = 25°C, R<sub>F</sub> = 0  $\Omega$ , R<sub>L</sub> = 1 k $\Omega$ , and connected to V<sub>S</sub> / 2, (unless otherwise noted)

![](_page_7_Picture_507.jpeg)

# Electrical Characteristics:  $V_s$  = 2.7 V to 5.5 V (Single-Supply) (continued)

![](_page_8_Picture_158.jpeg)

at T<sub>A</sub> = 25°C, R<sub>F</sub> = 0  $\Omega$ , R<sub>L</sub> = 1 k $\Omega$ , and connected to V<sub>S</sub> / 2, (unless otherwise noted)

#### **[OPA354](http://www.ti.com/product/opa354?qgpn=opa354), [OPA2354](http://www.ti.com/product/opa2354?qgpn=opa2354), [OPA4354](http://www.ti.com/product/opa4354?qgpn=opa4354)**

SBOS233G –MARCH 2002–REVISED APRIL 2018

# Electrical Characteristics:  $V_s$  = 2.7 V to 5.5 V (Single-Supply) (continued)

at T<sub>A</sub> = 25°C, R<sub>F</sub> = 0  $\Omega$ , R<sub>L</sub> = 1 k $\Omega$ , and connected to V<sub>S</sub> / 2, (unless otherwise noted)

![](_page_9_Picture_388.jpeg)

(1) See typical characteristic curves, *Output Voltage Swing vs Output Current* ([Figure 20](#page-13-0) and [Figure 22\)](#page-13-1).

(2) Specified by design.

## **7.8 Typical Characteristics**

at T<sub>A</sub> = 25°C, V<sub>S</sub> = 5 V, G = +1, R<sub>F</sub> = 0  $\Omega$ , R<sub>L</sub> = 1 k $\Omega$ , and connected to V<sub>S</sub> / 2, (unless otherwise noted)

<span id="page-10-0"></span>![](_page_10_Figure_3.jpeg)

#### **[OPA354](http://www.ti.com/product/opa354?qgpn=opa354), [OPA2354](http://www.ti.com/product/opa2354?qgpn=opa2354), [OPA4354](http://www.ti.com/product/opa4354?qgpn=opa4354)**

SBOS233G –MARCH 2002–REVISED APRIL 2018

### **Typical Characteristics (continued)**

![](_page_11_Figure_3.jpeg)

![](_page_11_Figure_4.jpeg)

## **Typical Characteristics (continued)**

<span id="page-12-1"></span><span id="page-12-0"></span>![](_page_12_Figure_2.jpeg)

#### **[OPA354](http://www.ti.com/product/opa354?qgpn=opa354), [OPA2354](http://www.ti.com/product/opa2354?qgpn=opa2354), [OPA4354](http://www.ti.com/product/opa4354?qgpn=opa4354)**

SBOS233G –MARCH 2002–REVISED APRIL 2018

#### **Typical Characteristics (continued)**

at T<sub>A</sub> = 25°C, V<sub>S</sub> = 5 V, G = +1, R<sub>F</sub> = 0  $\Omega$ , R<sub>L</sub> = 1 k $\Omega$ , and connected to V<sub>S</sub> / 2, (unless otherwise noted)

<span id="page-13-1"></span><span id="page-13-0"></span>![](_page_13_Figure_4.jpeg)

### **Typical Characteristics (continued)**

![](_page_14_Figure_2.jpeg)

at T<sub>A</sub> = 25°C, V<sub>S</sub> = 5 V, G = +1, R<sub>F</sub> = 0  $\Omega$ , R<sub>L</sub> = 1 k $\Omega$ , and connected to V<sub>S</sub> / 2, (unless otherwise noted)

# <span id="page-15-0"></span>**8 Detailed Description**

## <span id="page-15-1"></span>**8.1 Overview**

The OPAx354 is a CMOS, rail-to-rail I/O, high-speed, voltage-feedback operational amplifier designed for video, high-speed, and other applications. It is available as a single, dual, or quad op amp.

The amplifier features a 100-MHz gain bandwidth, and 150-V/µs slew rate, but the amplifier is unity-gain stable and can operate as a 1-V/V voltage follower.

## <span id="page-15-2"></span>**8.2 Functional Block Diagram**

![](_page_15_Figure_6.jpeg)

### <span id="page-16-0"></span>**8.3 Feature Description**

#### **8.3.1 Operating Voltage**

The OPAx354 is specified over a power-supply range of 2.7 V to 5.5 V ( $\pm$ 1.35 V to  $\pm$ 2.75 V). However, the supply voltage may range from 2.5 V to 5.5 V ( $\pm$ 1.25 V to  $\pm$ 2.75 V). Supply voltages higher than 7.5 V (absolute maximum) can permanently damage the amplifier.

Parameters that vary over supply voltage or temperature are shown in the *[Typical Characteristics](#page-10-0) section of this data sheet.*

#### **8.3.2 Rail-to-Rail Input**

The specified input common-mode voltage range of the OPAx354 extends 100 mV beyond the supply rails. This extended range is achieved with a complementary input stage: an N-channel input differential pair in parallel with a P-channel differential pair, as shown in the *[Functional Block Diagram](#page-15-2)*. The N-channel pair is active for input voltages close to the positive rail, typically (V+) − 1.2 V to 100 mV above the positive supply, while the P-channel pair is on for inputs from 100 mV below the negative supply to approximately (V+) − 1.2 V. There is a small transition region, typically (V+) − 1.5 V to (V+) − 0.9 V, in which both pairs are on. This 600-mV transition region vary ±500 mV with process variation. Therefore, the transition region (both input stages on) range from (V+) − 2 V to  $(V+)$  − 1.5 V on the low end, up to  $(V+)$  − 0.9 V to  $(V+)$  − 0.4 V on the high end.

A double-folded cascode adds the signal from the two input pairs and presents a differential signal to the class AB output stage.

#### **8.3.3 Rail-to-Rail Output**

A class AB output stage with common-source transistors achieves rail-to-rail output. For high-impedance loads (> 200 Ω), the output voltage swing is typically 100 mV from the supply rails. With 10-Ω loads, a useful output swing is achieved while maintaining high open-loop gain. See the typical characteristic curves, *Output Voltage Swing vs Output Current* ([Figure 20](#page-13-0) and [Figure 22](#page-13-1)).

#### **8.3.4 Output Drive**

The OPAx354 output stage supplies a continuous output current of  $\pm 100$  mA and yet provide approximately 2.7 V of output swing on a 5-V supply, as shown in [Figure 30](#page-16-1). For maximum reliability, TI does not recommend running a continuous DC current in excess of ±100 mA. See the typical characteristic curves, *Output Voltage Swing vs Output Current* [\(Figure 20](#page-13-0) and [Figure 22\)](#page-13-1). For supplying continuous output currents greater than ±100 mA, the OPAx354 may be operated in parallel, as shown in [Figure 31](#page-17-0).

![](_page_16_Figure_12.jpeg)

<span id="page-16-1"></span>**Figure 30. Laser Diode Driver**

#### SBOS233G –MARCH 2002–REVISED APRIL 2018

#### **Feature Description (continued)**

The OPAx354 provides peak currents up to 200 mA, which corresponds to the typical short-circuit current. Therefore, an on-chip thermal shutdown circuit is provided to protect the OPAx354 from dangerously high junction temperatures. At 160°C, the protection circuit shuts down the amplifier. Normal operation resumes when the junction temperature cools to below 140°C.

![](_page_17_Figure_4.jpeg)

**Figure 31. Parallel Operation**

#### <span id="page-17-0"></span>**8.3.5 Video**

The OPAx354 output stage is capable of driving standard back-terminated 75-Ω video cables, as shown in [Figure 32.](#page-17-1) By back-terminating a transmission line, the output stage does not exhibit a capacitive load to the driver. A properly back-terminated 75-Ω cable does not appear as capacitance; the cable presents a 150-Ω resistive load to the OPAx354 output.

![](_page_17_Figure_8.jpeg)

**Figure 32. Single-Supply Video Line Driver**

<span id="page-17-1"></span>The OPAx354 is used as an amplifier for RGB graphic signals, which feature a voltage of zero at the video black level, by offsetting and AC-coupling the signal. See [Figure 33.](#page-18-0)

# **Feature Description (continued)**

![](_page_18_Figure_2.jpeg)

<span id="page-18-0"></span>(1) Source video signal offset 300 mV above ground to accommodate op amp swing−to−ground capability.

**Figure 33. RGB Cable Driver**

#### **Feature Description (continued)**

#### **8.3.6 Driving Analog-to-Digital converters**

The OPAx354 series op amps offer 60 ns of settling time to 0.01%, making the series a good choice for driving high- and medium-speed sampling A/D converters and reference circuits. The OPAx354 series provide an effective means of buffering the A/D converter input capacitance and resulting charge injection while providing signal gain. For applications requiring high DC accuracy, the [OPA350 series](http://www.ti.com/product/opa350) is recommended.

[Figure 34](#page-19-0) shows the OPAx354 driving an A/D converter. With the OPAx354 in an inverting configuration, a capacitor across the feedback resistor is used to filter high-frequency noise in the signal.

![](_page_19_Figure_5.jpeg)

A/D converter input =  $0 \vee$  to  $V_{REF}$ 

![](_page_19_Figure_7.jpeg)

#### <span id="page-19-0"></span>**8.3.7 Capacitive Load and Stability**

The OPAx354 series op amps drives a wide range of capacitive loads. However, all op amps may become unstable under certain conditions. Op amp configuration, gain, and load value are just a few of the factors to consider when determining stability. An op amp in unity-gain configuration is most susceptible to the effects of capacitive loading. The capacitive load reacts with the device output resistance, along with any additional load resistance, to create a pole in the small-signal response that degrades the phase margin. See the *Frequency Response for Various C<sub>L</sub>* typical characteristic curve ([Figure 13\)](#page-12-0) for details.

The OPAx354 topology enhances its ability to drive capacitive loads. In unity gain, these op amps perform well with large capacitive loads. See the *Recommended R<sup>S</sup> vs Capacitive Load* ([Figure 14](#page-12-0)) and *Frequency Response vs Capacitive Load* [\(Figure 15\)](#page-12-1) typical characteristic curves for details.

One method of improving capacitive load drive in the unity-gain configuration is to insert a 10- $\Omega$  to 20- $\Omega$  resistor in series with the output, as shown in [Figure 35](#page-19-1). This configuration significantly reduces ringing with large capacitive loads; see the *Frequency Response vs Capacitive Load* typical characteristic curve ([Figure 15\)](#page-12-1). However, if there is a resistive load in parallel with the capacitive load,  $R_S$  creates a voltage divider. This voltage division introduces a DC error at the output and slightly reduces output swing. This error may be insignificant. For instance, with R<sub>L</sub> = 10 kΩ and R<sub>S</sub> = 20 Ω, there is an error of approximately 0.2% at the output.

<span id="page-19-1"></span>![](_page_19_Picture_12.jpeg)

**Figure 35. Series Resistor in Unity-Gain Configuration Improves Capacitive Load Drive**

#### **Feature Description (continued)**

#### **8.3.8 Wideband Transimpedance Amplifier**

Wide bandwidth, low input bias current, low input voltage, and current noise make the OPAx354 a preferred wideband photodiode transimpedance amplifier for low-voltage single-supply applications. Low-voltage noise is important because photodiode capacitance causes the effective noise gain of the circuit to increase at high frequency.

The key elements to a transimpedance design (as shown in [Figure 36\)](#page-20-1) are the expected diode capacitance [including the parasitic input common-mode and differential-mode input capacitance  $(2 + 2)$  pF for the OPAx354], the desired transimpedance gain  $(R_F)$ , and the gain-bandwidth product (GBW) for the OPAx354 (100 MHz, typical). With these three variables set, the feedback capacitor value  $(C_F)$  may be set to control the frequency response.

OPA35 R F  $< 1$ <sub>PF</sub> (prevents gain peaking) +V  $\lambda$ C D  $10$  MC

**Figure 36. Transimpedance Amplifier**

<span id="page-20-2"></span><span id="page-20-1"></span>To achieve a maximally flat, second-order, Butterworth frequency response, the feedback pole must be set as shown in [Equation 1:](#page-20-2)

$$
\frac{1}{2\pi R_F C_F} = \sqrt{\frac{GBP}{4\pi R_F C_D}}
$$
\n(a) surface-mount resistors have a parasitic capacitance of approximately 0.2 pF that must be deducted from  
\nalculated feedback capacitance value. Bandwidth is calculated by Equation 2:  
\n $f_{\text{radB}} = \sqrt{\frac{GBP}{4\pi R_F C_D}}$ 

<span id="page-20-3"></span>Typical surface-mount resistors have a parasitic capacitance of approximately 0.2 pF that must be deducted from the calculated feedback capacitance value. Bandwidth is calculated by [Equation 2:](#page-20-3)

$$
f_{\text{a}_{3dB}} = \sqrt{\frac{\text{GBP}}{2\pi R_{F}C_{D}}} \text{ Hz}
$$
 (2)

For even higher transimpedance bandwidth, the high-speed CMOS [OPA355](http://www.ti.com/product/opa355) (200-MHz GBW) or the [OPA655](http://www.ti.com/product/opa655) (400-MHz GBW) may be used.

#### <span id="page-20-0"></span>**8.4 Device Functional Modes**

The OPAx354 family of devices is powered on when the supply is connected. The devices can operate as singlesupply operational amplifiers or dual-supply amplifiers depending on the application. The devices are used with asymmetrical supplies as long as the differential voltage  $(V-$  to  $V+$ ) is at least 1.8 V and no greater than 5.5 V (example:  $V -$  set to  $-3.5$  V and  $V +$  set to 1.5 V).

![](_page_20_Figure_15.jpeg)

## <span id="page-21-0"></span>**9 Application and Implementation**

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### <span id="page-21-1"></span>**9.1 Application Information**

The OPAx354 family of devices is a CMOS, rail-to-rail I/O, high-speed, voltage-feedback operational amplifier designed for video, high-speed, and other applications. The OPAx354 family of devices is available as a single, dual, or quad op amp. The amplifier features a 100-MHz gain bandwidth, and 150-V/µs slew rate, but it is unitygain stable and operates as a 1-V/V voltage follower.

### <span id="page-21-2"></span>**9.2 Typical Application**

Wide gain bandwidth, low input bias current, low input voltage, and current noise make the OPAx354 family of devices an ideal wideband photodiode transimpedance amplifier. Low-voltage noise is important because photodiode capacitance causes the effective noise gain of the circuit to increase at high frequency. The key elements to a transimpedance design, as shown in [Figure 37](#page-21-3), are the expected diode capacitance, (which include the parasitic input common-mode and differential-mode input capacitance) the desired transimpedance gain, and the gain-bandwidth (GBW) for the OPAx354 family of devices (20 MHz). With these three variables set, the feedback capacitor value is set to control the frequency response. Feedback capacitance includes the stray capacitance , which is 0.2 pF for a typical surface-mount resistor.

![](_page_21_Figure_8.jpeg)

**Figure 37. Dual-Supply Transimpedance Amplifier**

#### <span id="page-21-3"></span>**9.2.1 Design Requirements**

<span id="page-21-4"></span>For this design example, use the parameters listed in [Table 1](#page-21-4) as the input parameters.

![](_page_21_Picture_132.jpeg)

![](_page_21_Picture_133.jpeg)

 $C_{(F)}$  is optional to prevent gain peaking.  $C_{(F)}$  includes the stray capacitance of  $R_{(F)}$ .

#### **9.2.2 Detailed Design Procedure**

<span id="page-22-0"></span>To achieve a maximally-flat, second-order Butterworth frequency response, set the feedback pole using [Equation 3](#page-22-0).

$$
\frac{1}{2 \times \pi \times R_{(F)} \times C_{(F)}} = \sqrt{\frac{GBW}{4 \times \pi \times R_{(F)} \times C_{(D)}}}
$$
(3)

<span id="page-22-1"></span>Calculate the bandwidth using [Equation 4](#page-22-1).

$$
f_{(-3 \text{ dB})} = \sqrt{\frac{\text{GBW}}{2 \times \pi \times \text{R}_{(\text{F})} \times \text{C}_{(\text{D})}}}
$$
(4)

#### *9.2.2.1 Optimizing the Transimpedance Circuit*

To achieve the best performance, components must be selected according to the following guidelines:

1. For lowest noise, select  $R_{(F)}$  to create the total required gain. Using a lower value for  $R_{(F)}$  and adding gain after the transimpedance amplifier generally produces poorer noise performance. The noise produced by  $R_{(F)}$ increases with the square-root of  $R_{(F)}$ , whereas the signal increases linearly. Therefore, signal-to-noise ratio improves when all the required gain is placed in the transimpedance stage.

2. Minimize photodiode capacitance and stray capacitance at the summing junction (inverting input). This capacitance causes the voltage noise of the op amp to amplify (increasing amplification at high frequency). Using a low-noise voltage source to reverse-bias a photodiode reduce the capacitance. Smaller photodiodes have lower capacitance. Use optics to concentrate light on a small photodiode.

3. Noise increases with increased bandwidth. Limit the circuit bandwidth to only the required bandwidth. Use a capacitor across the  $R_{(F)}$  to limit bandwidth, even if a capacitor not required for stability.

4. Circuit board leakage degrades the performance of an otherwise well-designed amplifier. Clean the circuit board carefully. A circuit board guard trace that encircles the summing junction and is driven at the same voltage helps control leakage.

#### **9.2.3 Application Curve**

![](_page_22_Figure_14.jpeg)

**Figure 38. AC Transfer Function**

SBOS233G –MARCH 2002–REVISED APRIL 2018

### <span id="page-23-0"></span>**10 Power Supply Recommendations**

The OPAx354 family of devices is specified for operation from 2.5 V to 5.5 V ( $\pm$ 1.25 to  $\pm$ 2.75 V); many specifications apply from  $-40^{\circ}$ C to +125°C. Parameters that exhibit significant variance with regard to operating voltage or temperature are shown *[Typical Characteristics](#page-10-0)*.

Place 0.1-µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high impedance power supplies. For more detailed information on bypass capacitor placement, see the *[Layout](#page-23-2) [Guidelines](#page-23-2)* section..

## <span id="page-23-1"></span>**11 Layout**

### <span id="page-23-2"></span>**11.1 Layout Guidelines**

Good high-frequency printed-circuit board (PCB) layout techniques must be employed for the OPAx354. Generous use of ground planes, short and direct signal traces, and a suitable bypass capacitor located at the V+ pin ensure clean, stable operation. Large areas of copper provides a means of dissipating heat that is generated in normal operation.

TI does not recommend using sockets with any high-speed amplifier.

A 10-nF ceramic bypass capacitor is the minimum recommended value; adding a 1-µF or larger tantalum capacitor in parallel is beneficial when driving a low-resistance load. Providing adequate bypass capacitance is essential to achieving low harmonic and intermodulation distortion.

# **11.2 Layout Example**

<span id="page-23-3"></span>![](_page_23_Figure_11.jpeg)

![](_page_23_Figure_12.jpeg)

### <span id="page-23-4"></span>**11.3 Power Dissipation**

Power dissipation depends on power-supply voltage, signal and load conditions. With DC signals, power dissipation is equal to the product of output current times the voltage across the conducting output transistor, V<sub>S</sub> − V<sub>O</sub>. Power dissipation is minimized by using the lowest possible power-supply voltage necessary to assure the required output voltage swing.

For resistive loads, the maximum power dissipation occurs at a DC output voltage of one-half the power-supply voltage. Dissipation with AC signals is lower. AB-039 *[Power Amplifier Stress and Power Handling Limitations](http://www.ti.com/lit/pdf/SBOA022)* explains how to calculate or measure power dissipation with unusual signals and loads See [www.ti.com](http://www.ti.com) for more details.

#### **Power Dissipation (continued)**

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heat sink. For reliable operation, junction temperature must be limited to 150°C (maximum.) To estimate the margin of safety in a complete design, increase the ambient temperature until the thermal protection is triggered at 160°C. The thermal protection must trigger more than 35°C above the maximum expected ambient condition of the application.

### <span id="page-24-0"></span>**11.4 PowerPAD Thermally-Enhanced Package**

In addition to the regular 5-pin SOT-23 and 9-pin VSSOP packages, the single and dual versions of the OPAx354 also come in an 8-pin SOIC PowerPAD package. The 98-pin SO with PowerPAD is a standard size 8 pin SOIC package where the exposed leadframe on the bottom of the package is soldered directly to the PCB to create a low thermal resistance. This direct attachment enhances the OPAx354 power dissipation capability significantly, and eliminates the use of bulky heat sinks and slugs that are traditionally used in thermal packages. This package is easily mounted using standard PCB assembly techniques.

#### **NOTE**

Because the 8-pin HSOP PowerPAD is pin-compatible with standard 8-pin SOIC packages, the OPA354 and OPA2354 can directly replace operational amplifiers in existing sockets. Soldering the PowerPAD to the PCB is always required, even with applications that have low power dissipation. This configuration provides the necessary thermal and mechanical connection between the leadframe die pad and the PCB.

The PowerPAD package is designed so that the leadframe die pad (or thermal pad) is exposed on the bottom of the device, as shown in [Figure 40.](#page-24-2) This exposed die provides an extremely low thermal resistance  $(R_{\theta,IC})$  path between the die and the exterior of the package. The thermal pad on the bottom of the device can then be soldered directly to the PCB, using the PCB as a heat sink. In addition, plated-through holes (vias) provide a low thermal resistance heat flow path to the back side of the PCB.

![](_page_24_Figure_8.jpeg)

**Figure 40. Section View of a PowerPAD Package**

### <span id="page-24-2"></span><span id="page-24-1"></span>**11.5 PowerPAD Assembly Process**

The PowerPAD must be connected to the most negative supply voltage for the device, which is ground in singlesupply applications and V− in split-supply applications.

Prepare the PCB with a top-side etch pattern, as shown in [Figure 41.](#page-25-0) The exact land design may vary based on the specific assembly process requirements. There must be etch for the leads and etch for the thermal land.

Place the recommended number of plated-through holes (or thermal vias) in the area of the thermal pad. These holes must be 13 mils (.013 in) in diameter. The holes are small so that solder wicking through the holes is not a problem during reflow. TI recommends a minimum of five holes for the 8-pin HSOP PowerPAD package, as shown in [Figure 41](#page-25-0).

## **PowerPAD Assembly Process (continued)**

![](_page_25_Figure_2.jpeg)

**Figure 41. 8-Pin PowerPAD PCB Etch and Via Pattern**

<span id="page-25-0"></span>TI recommends, but does not require, placing a small number of additional holes under the package and outside the thermal pad area. These holes provide additional heat paths between the copper thermal land and the ground plane. The holes may be larger because the holes are not in the area to be soldered, so wicking is not a problem. This technique is shown in [Figure 41](#page-25-0).

Connect all holes, including those within the thermal pad area and outside the pad area, to the internal ground plane or other internal copper plane for single-supply applications, and to V− for split-supply applications.

When laying out these holes, do not use the typical web or spoke via connection methodology, as shown in [Figure 42](#page-25-1). Web connections have a high thermal resistance connection that is useful for slowing the heat transfer during soldering operations. This feature makes soldering the vias that have ground plane connections easier. However, in this application, low thermal resistance is desired for the most efficient heat transfer. Therefore, the holes under the PowerPAD package must make connection to the internal ground plane with a complete connection around the entire circumference of the plated-through hole.

![](_page_25_Figure_7.jpeg)

**Figure 42. Via Connection**

<span id="page-25-1"></span>The top-side solder mask must leave the pad connections and the thermal pad area exposed. The thermal pad area must leave the 13-mil holes exposed. The larger holes outside the thermal pad area may be covered with a solder mask.

Apply solder paste to the exposed thermal pad area and all of the package pins.

With these preparatory steps in place, the PowerPAD device is placed in position and run through the solder reflow operation as any standard surface-mount component. This preparation and processing results in a part that is properly installed.

For detailed information on the PowerPAD package, including thermal modeling considerations and repair procedures, see *[PowerPAD Thermally Enhanced Package](http://www.ti.com/lit/pdf/SLMA002)* on [www.ti.com.](http://www.ti.com)

# <span id="page-26-0"></span>**12 Device and Documentation Support**

### <span id="page-26-1"></span>**12.1 Documentation Support**

For related documentation see the following:

- Texas Instruments, *[ADS8326 16-Bit, High-Speed, 2.7V to 5.5V microPower Sampling ANALOG-TO-DIGITAL](http://www.ti.com/lit/pdf/SBAS343) [CONVERTER](http://www.ti.com/lit/pdf/SBAS343)*
- Texas Instruments, *[Circuit Board Layout Techniques](http://www.ti.com/lit/pdf/sloa089)*
- Texas Instruments, *[Compensate Transimpedance Amplifiers Intuitively](http://www.ti.com/lit/pdf/SBOA055)*
- Texas Instruments, *[FilterPro™ User's Guide](http://www.ti.com/lit/pdf/SBFA001)*
- Texas Instruments, *[Noise Analysis for High-Speed Op Amps](http://www.ti.com/lit/pdf/SBOA066)*
- Texas Instruments, *[OPA380 and OPA2380 Precision, High-Speed Transimpedance Amplifier](http://www.ti.com/lit/pdf/SBOS291)*
- Texas Instruments, *[OPA355, OPA2355, and OPA3355 200MHz, CMOS OPERATIONAL AMPLIFIER WITH](http://www.ti.com/lit/pdf/SBOS195) [SHUTDOWN](http://www.ti.com/lit/pdf/SBOS195)*
- Texas Instruments, *[OPA656 Wideband, Unity-Gain Stable, FET-Input OPERATIONAL AMPLIFIER](http://www.ti.com/lit/pdf/SBOS196)*
- Texas Instruments, *[POWER AMPLIFIER STRESS AND POWER HANDLING LIMITATIONS](http://www.ti.com/lit/pdf/SBOA022)*
- Texas Instruments, *[PowerPAD Thermally Enhanced Package](http://www.ti.com/lit/pdf/SLMA002)*

### <span id="page-26-2"></span>**12.2 Related Links**

[Table 2](#page-26-7) lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

<span id="page-26-7"></span>![](_page_26_Picture_250.jpeg)

#### **Table 2. Related Links**

### <span id="page-26-3"></span>**12.3 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### <span id="page-26-4"></span>**12.4 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of](http://www.ti.com/corp/docs/legal/termsofuse.shtml) [Use.](http://www.ti.com/corp/docs/legal/termsofuse.shtml)

**[TI E2E™ Online Community](http://e2e.ti.com)** *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**[Design Support](http://support.ti.com/)** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### <span id="page-26-5"></span>**12.5 Trademarks**

PowerPAD, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

### <span id="page-26-6"></span>**12.6 Electrostatic Discharge Caution**

![](_page_26_Picture_27.jpeg)

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

SBOS233G –MARCH 2002–REVISED APRIL 2018

### <span id="page-27-0"></span>**12.7 Glossary**

#### [SLYZ022](http://www.ti.com/lit/pdf/SLYZ022) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

# <span id="page-27-1"></span>**13 Mechanical, Packaging, and Orderable Information**

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

# **PACKAGE OPTION ADDENDUM**

10-Dec-2020

# **PACKAGING INFORMATION**

![](_page_28_Picture_512.jpeg)

# **PACKAGE OPTION ADDENDUM**

10-Dec-2020

**(1)** The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs. **LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. **NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. **PREVIEW:** Device has been announced but is not in production. Samples may or may not be available. **OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### **OTHER QUALIFIED VERSIONS OF OPA4354 :**

• Automotive: [OPA4354-Q1](http://focus.ti.com/docs/prod/folders/print/opa4354-q1.html)

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

30-Dec-2020

#### **TAPE AND REEL INFORMATION**

![](_page_30_Figure_3.jpeg)

![](_page_30_Figure_4.jpeg)

### **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**

![](_page_30_Figure_6.jpeg)

![](_page_30_Picture_390.jpeg)

# **PACKAGE MATERIALS INFORMATION**

30-Dec-2020

![](_page_31_Figure_2.jpeg)

![](_page_31_Picture_184.jpeg)

![](_page_32_Picture_1.jpeg)

# **PACKAGE OUTLINE**

# **DBV0005A SOT-23 - 1.45 mm max height**

SMALL OUTLINE TRANSISTOR

![](_page_32_Figure_5.jpeg)

NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. Refernce JEDEC MO-178.
- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.

# **EXAMPLE BOARD LAYOUT**

# **DBV0005A SOT-23 - 1.45 mm max height**

SMALL OUTLINE TRANSISTOR

![](_page_33_Figure_4.jpeg)

NOTES: (continued)

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

<sup>5.</sup> Publication IPC-7351 may have alternate designs.

# **EXAMPLE STENCIL DESIGN**

# **DBV0005A SOT-23 - 1.45 mm max height**

SMALL OUTLINE TRANSISTOR

![](_page_34_Figure_4.jpeg)

NOTES: (continued)

<sup>7.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

<sup>8.</sup> Board assembly site may have different recommendations for stencil design.

DGK (S-PDSO-G8) PLASTIC SMALL-OUTLINE PACKAGE

![](_page_35_Figure_3.jpeg)

NOTES: A. All linear dimensions are in millimeters.<br>B. This drawing is subject to change withe

This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- 沪Body width does not include interlead flash. lnterlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC M0-187 variation AA, except interlead flash.

# DGK (S-PDSO-G8) PLASTIC SMALL OUTLINE PACKAGE

![](_page_36_Figure_3.jpeg)

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for altemate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding comers will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

# **GENERIC PACKAGE VIEW**

# **DDA 8 PowerPAD TM SOIC - 1.7 mm max height**

PLASTIC SMALL OUTLINE

![](_page_37_Picture_3.jpeg)

Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

DDA (R-PDSO-G8) PowerPAD<sup>™</sup> PLASTIC SMALL-OUTLINE

![](_page_38_Figure_3.jpeg)

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <http://www.ti.com>.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. This package complies to JEDEC MS-012 variation BA

# DOA (R-PDSO-G8)

# PowerPAD™ PLASTIC SMALL OUTLINE

### THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB: After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit { IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. [SLMA002](http://www.ti.com/lit/slma002) and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. [SLMA004.](http://www.ti.com/lit/slma004) Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

![](_page_39_Figure_7.jpeg)

Exposed Thermal Pad Dimensions

4206322-2/L 05/12

NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments

# DOA (R-PDSO-G8) PowerPAD ™ PLASTIC SMALL OUTLINE

![](_page_40_Figure_3.jpeg)

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. [SLMA002,](http://www.ti.com/lit/slma002) [SLMA004,](http://www.ti.com/lit/slma004) and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding comers will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads. PowerPAD Is a trademark of Texas Instruments.

D (R-PDSO-G14) PLASTIC SMALL OUTLINE

![](_page_41_Figure_3.jpeg)

NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- $\Diamond$  Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- $\hat{\triangle}$  Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.

![](_page_42_Figure_1.jpeg)

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations. E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PW (R-PDSO-G14) PUASTIC SMALL OUTLINE

![](_page_43_Figure_3.jpeg)

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.<br>R. This drawing is subject to change without notice.

 $\mathbb C$  Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall the mot exceed 0,15 each side.<br>△ Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC M0-153

![](_page_44_Figure_1.jpeg)

NOTES: A. All linear dimensions are in millimeters.

- **B. This drawing is subject to change without notice.**
- **C. Publication IPC-7351 is recommended for alternate designs.**
- **D. Laser cutting apertures with trapezoidal walls and also rounding comers will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.**
- **E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.**