TLVx369 Cost-Optimized, 800-nA, 1.8-V, Rail-to-Rail I/O Operational Amplifier with Zero-Crossover Distortion

1 Features

- Cost-Optimized Precision Amplifier *nano*Power: 800 nA/Ch (Typ)
- Low Offset Voltage: 400 μV (Typ)
- Rail-to-Rail Input and Output
- Zero-Crossover Distortion
- Low Offset Drift: 0.5 μV/°C (Typ)
- Gain-Bandwidth Product: 12 kHz
- Supply Voltage: 1.8 V to 5.5 V
- microSize Packages: SC70-5, VSSOP-8

2 Applications

- Blood Glucose Meters
- Test Equipment
- Low-Power Sensor Signal Conditioning
- Portable Devices

3 Description

The TLV369 family of single and dual operational amplifiers represents a cost-optimized generation of 1.8-V nanopower amplifiers.

With the zero-crossover distortion circuitry, these amplifiers feature high linearity over the full commonmode input range with no crossover distortion, enabling true rail-to-rail input and operating from a 1.8-V to 5.5-V single supply. The family is also compatible with industry-standard nominal voltages of 3.0 V, 3.3 V, and 5.0 V.

The TLV369 (single version) is offered in a 5-pin SC70 package. The TLV2369 (dual version) comes in 8-pin VSSOP and SOIC packages.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TLV369 SC70 (5) 2.00 mm × 1.2		2.00 mm × 1.25 mm
TLV2369	VSSOP (8)	3.00 mm × 3.00 mm
1202309	SOIC (8)	4.90 mm × 3.91 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

TLV369 Family Eliminates Crossover Distortion Across the Full Supply Range




Table of Contents


1	Feat	tures 1
2	Арр	lications1
3	Des	cription1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information: TLV369 5
	6.5	Thermal Information: TLV2369 5
	6.6	Electrical Characteristics 6
	6.7	Typical Characteristics 7
7	Deta	ailed Description 10
	7.1	Overview 10
	7.2	Functional Block Diagram 10
	7.3	Feature Description 11

	7.4	Device Functional Modes 11
8	Арр	lication and Implementation 12
	8.1	Application Information 12
	8.2	Typical Application 12
	8.3	System Examples 14
9	Pow	er Supply Recommendations 15
10	Lay	out
	10.1	Layout Guidelines 16
	10.2	Layout Example 16
11	Dev	ice and Documentation Support 17
	11.1	Documentation Support 17
	11.2	Community Resources 17
	11.3	Trademarks 17
	11.4	Electrostatic Discharge Caution 17
	11.5	Glossary 17
12		hanical, Packaging, and Orderable mation

4 Revision History


DATE	REVISION	NOTES
May 2016	*	Initial release.


5 Pin Configuration and Functions



Pin Functions: TLV369

PIN				
	TLV369	I/O	DESCRIPTION	
NAME DCK (SC7				
–IN	3	Ι	egative (inverting) input	
+IN	1	Ι	sitive (noninverting) input	
OUT	4	0	Output	
V–	2	_	egative (lowest) power supply or ground (for single-supply operation)	
V+	5	—	Positive (highest) power supply	





Pin Functions: TLV2369

	PIN				
	TLV	2369	I/O	DESCRIPTION	
NAME	D (SOIC)	DGK (VSSOP)			
–IN A	2	2	I	Inverting input, channel A	
–IN B	6	6	I	Inverting input, channel B	
+IN A	3	3	I	Noninverting input, channel A	
+IN B	5	5	I	Noninverting input, channel B	
OUT A	1	1	0	Output, channel A	
OUT B	7	7	0	Output, channel B	
V–	4	4	—	Negative (lowest) power supply	
V+	8	8	—	Positive (highest) power supply	

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Voltage	Supply, $V_S = (V+) - (V-)$	0	+7	V
	Signal input pin ⁽²⁾	(V–) – 0.5	(V+) + 0.5	V
Current	Signal input pin ⁽²⁾	-10	10	mA
	Output short-circuit ⁽³⁾	Cont	Continuous	
Temperature	Operating, T _A	-40	125	°C
	Junction, T _J		150	°C
	Storage, T _{stg}	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Input pins are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5 V beyond the supply rails must be current limited to 10 mA or less.

(3) Short-circuit to V_S / 2, one amplifier per package.

6.2 ESD Ratings

over operating free-air temperature range (unless otherwise noted).

				VALUE	UNIT
,		Electrostatio discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±4000	V
	V(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 $^{\left(2\right) }$	±1500	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted).

		MIN	NOM MAX	UNIT
Vs	Supply voltage	1.8	5.5	V
	Specified temperature	-40	85	°C

6.4 Thermal Information: TLV369

		TLV369	
	THERMAL METRIC ⁽¹⁾	DCK (SC70)	UNIT
		5 PINS	
$R_{ extsf{ heta}JA}$	Junction-to-ambient thermal resistance	293.3	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	95.2	°C/W
$R_{ heta JB}$	Junction-to-board thermal resistance	83.4	°C/W
ΨJT	Junction-to-top characterization parameter	2.9	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	82.4	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Thermal Information: TLV2369

		TLV		
	THERMAL METRIC ⁽¹⁾	D (SOIC)	DGK (VSSOP)	UNIT
		8 PINS	8 PINS	
$R_{ extsf{ heta}JA}$	Junction-to-ambient thermal resistance	121.5	168.5	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	66.3	58.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	62.5	88.9	°C/W
ΨJT	Junction-to-top characterization parameter	22.8	9.3	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	61.9	87.6	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

TLV369, TLV2369

SBOS757-MAY 2016


6.6 Electrical Characteristics

V_s (total supply voltage) = 1.8 V to 5.5 V; at T_A = 25°C, and R_L = 100 k Ω connected to V_s / 2 (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET	VOLTAGE					
	land the standard	At T _A = 25°C		0.4	2	
V _{OS}	Input offset voltage	At $T_A = -40^{\circ}$ C to +85°C		0.85		mV
dV _{OS} /dT	Drift	At $T_A = -40^{\circ}$ C to +85°C		0.5		µV/°C
PSRR	Power-supply rejection ratio	V _S = 1.8 V to 5.5 V	80	94		dB
INPUT VC	DLTAGE RANGE					
V _{CM}	Common-mode voltage range		V-		V+	V
CMRR	Common-mode rejection ratio	$(V-) \leq V_{CM} \leq (V+)$	80	110		dB
INPUT BI	AS CURRENT					
	Input biog gurrent	At T _A = 25°C		10		pА
IB	Input bias current	At $T_A = -40^{\circ}$ C to +85°C	Se	e Figure 8		
I _{OS}	Input offset current			10		pА
INPUT IM	PEDANCE					
Z _{ID}	Differential			10 ¹³ 3		Ω pF
Z _{IC}	Common-mode			10 ¹³ 6		Ω pF
NOISE		I				
En	Input voltage noise	f = 0.1 Hz to 10 Hz		4		μV_{PP}
e _n	Input voltage noise density	f = 1 kHz		300		nV/√Hz
i _n	Input current noise density	f = 1 kHz		1		fA/√Hz
OPEN-LO	OP GAIN				·	
^	Open-loop voltage gain	At V _S = 5.5 V, 100 mV \leq V _O \leq (V+) – 100 mV, R _L = 100 k Ω		130		dB
A _{OL}	Open-loop voltage gain	At V _S = 5.5 V, 500 mV \leq V _O \leq (V+) – 500 mV, R _L = 10 kΩ	80	120		uв
OUTPUT						
Vo	Voltage output swing from rail	$R_L = 10 \ k\Omega$			25	mV
I _{SC}	Short-circuit current			10		mA
C _{LOAD}	Capacitive load drive		See	Figure 10		
FREQUE	NCY RESPONSE					
GBP	Gain bandwidth product			12		kHz
SR	Slew rate	G = 1		0.005		V/µs
t _{OR}	Overload recovery time	$V_{IN} \times gain = V_S$		250		μs
POWER S	SUPPLY					
Vs	Specified voltage range		1.8		5.5	V
l _Q	Quiescent current	I_{O} = 0 mA, at V_{S} = 5.5 V		800	1300	nA
TEMPER	ATURE					
	Specified range		-40		85	°C
T _A	Operating range		-40		125	°C


6.7 Typical Characteristics

at T_A = 25°C, V_S = 5 V, and R_L = 100 k\Omega connected to V_S / 2 (unless otherwise noted)




TLV369, TLV2369 SBOS757 – MAY 2016

Typical Characteristics (continued)



at $T_A = 25^{\circ}$ C, $V_S = 5$ V, and $R_L = 100$ k Ω connected to V_S / 2 (unless otherwise noted)

Typical Characteristics (continued)




at T_A = 25°C, V_S = 5 V, and R_L = 100 k Ω connected to V_S / 2 (unless otherwise noted)

7 Detailed Description

7.1 Overview

The TLVx369 family of operational amplifiers minimizes power consumption and operates on supply voltages as low as 1.8 V. The zero-crossover distortion circuitry enables high linearity over the full input common-mode range, achieving true rail-to-rail input from a 1.8-V to 5.5-V single supply.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Operating Voltage

The TLV369 series os op amps are fully specified and tested from 1.8 V to 5.5 V (\pm 0.9 V to \pm 2.75 V). Parameters that vary significantly with supply voltage are described in the *Typical Characteristics* section.


7.3.2 Input Common-Mode Voltage Range

The TLV369 family is designed to eliminate the input offset transition region typically present in most rail-to-rail, complementary-stage operational amplifiers, allowing the TLV369 family of amplifiers to provide superior common-mode performance over the entire input range.

The input common-mode voltage range of the TLV369 family typically extends to each supply rail. CMRR is specified from the negative rail to the positive rail; see Figure 1, *Normalized Offset Voltage vs Common-Mode Voltage*.

7.3.3 Protecting Inputs from Overvoltage

Input currents are typically 10 pA. However, large inputs (greater than 500 mV beyond the supply rails) can cause excessive current to flow in or out of the input pins. Therefore, in addition to keeping the input voltage between the supply rails, the input current must also be limited to less than 10 mA. This limiting is easily accomplished with an input resistor, as shown in Figure 14.



Copyright © 2016, Texas Instruments Incorporated

Figure 14. Input Current Protection for Voltages That Exceed the Supply Voltage

7.4 Device Functional Modes

The TLV369 family has a single functional mode. These devices are powered on as long as the power-supply voltage is between 1.8 V (\pm 0.9 V) and 5.5 V (\pm 2.75 V).

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

When designing for ultra-low power, choose system components carefully. To minimize current consumption, select large-value resistors. Any resistors can react with stray capacitance in the circuit and the input capacitance of the operational amplifier. These parasitic RC combinations can affect the stability of the overall system. Use of a feedback capacitor assures stability and limits overshoot or gain peaking.

8.2 Typical Application

A typical application for an operational amplifier is an inverting amplifier, as shown in Figure 15. An inverting amplifier takes a positive voltage on the input and outputs a signal inverted to the input, making a negative voltage of the same magnitude. In the same manner, the amplifier also makes negative input voltages positive on the output. In addition, amplification can be added by selecting the input resistor R_I and the feedback resistor R_F .




Figure 15. Application Schematic

8.2.1 Design Requirements

The supply voltage must be chosen to be larger than the input voltage range and the desired output range. The limits of the input common-mode range (V_{CM}) and the output voltage swing to the rails (V_O) must also be considered. For instance, this application scales a signal of ±0.5 V (1 V) to ±1.8 V (3.6 V). Setting the supply at ±2.5 V is sufficient to accommodate this application.

(3)

Typical Application (continued)

8.2.2 Detailed Design Procedure

Determine the gain required by the inverting amplifier using Equation 1 and Equation 2:

$$A_{V} = \frac{V_{OUT}}{V_{IN}}$$
(1)
$$A_{V} = \frac{1.8}{-0.5} -3.6$$
(2)

When the desired gain is determined, choose a value for R_I or R_F . Choosing a value in the kilohm range is desirable for general-purpose applications because the amplifier circuit uses currents in the milliamp range. This milliamp current range ensures that the device does not draw too much current. The trade-off is that very large resistors (100s of kilohms) draw the smallest current but generate the highest noise. Very small resistors (100s of ohms) generate low noise but draw high current. This example uses 10 k Ω for R_I , meaning 36 k Ω is used for R_F . These values are determined by Equation 3:

$$A_V = -\frac{R_F}{R_I}$$




Figure 16. Inverting Amplifier Input and Output

8.3 System Examples

8.3.1 Battery Monitoring

The low operating voltage and quiescent current of the TLV369 series make the family an excellent choice for battery-monitoring applications, as shown in Figure 17.




Figure 17. Battery Monitor

In this circuit, V_{STATUS} is high as long as the battery voltage remains above 2 V. A low-power reference is used to set the trip point. Resistor values are selected as follows:

1. Selecting R_F: Select R_F such that the current through R_F is approximately 1000 times larger than the maximum bias current over temperature, as given by Equation 4:

$$R_{F} = \frac{V_{REF}}{1000 (I_{BMAX})}$$

= $\frac{1.2 V}{1000 (50 pA)}$
= 24 M $\Omega \approx 20 M\Omega$ (4)

- 2. Choose the hysteresis voltage, V_{HYST}. For battery-monitoring applications, 50 mV is adequate.
- 3. Calculate R₁ as calculated by Equation 5:

$$R_{1} = R_{F} \left(\frac{V_{HYST}}{V_{BATT}} \right) = 20 \text{ M}\Omega \left(\frac{50 \text{ mV}}{2.4 \text{ V}} \right) = 420 \text{ k}\Omega$$
(5)

- 4. Select a threshold voltage for V_{IN} rising (V_{THRS}) = 2.0 V.
- 5. Calculate R₂ as given by Equation 6:

$$R_{2} = \frac{1}{\left[\left(\frac{V_{\text{THRS}}}{V_{\text{BATT}}}\right) - \frac{1}{R_{1}} - \frac{1}{R_{1}}\right]}$$
$$= \frac{1}{\left[\left(\frac{2 V}{1.2 \text{ V} \times 420 \text{ k}\Omega}\right) - \frac{1}{420 \text{ k}\Omega} - \frac{1}{20 \text{ M}\Omega}\right]}$$

 $= 650 \, k\Omega$

6. Calculate R_{BIAS}: The minimum supply voltage for this circuit is 1.8 V. The REF1112 has a current requirement of 1.2 μ A (max). Providing the REF1112 with 2 μ A of supply current assures proper operation. Therefore, R_{BIAS} is as given by Equation 7.

$$\mathsf{R}_{\mathsf{BIAS}} = \frac{\mathsf{V}_{\mathsf{BATTMIN}}}{\mathsf{I}_{\mathsf{BIAS}}} = \frac{1.8 \,\mathsf{V}}{2 \,\mu\mathsf{A}} = 0.9 \,\mathsf{M}\Omega \tag{7}$$

(6)

System Examples (continued)

8.3.2 Window Comparator

Figure 18 shows the TLV2369 used as a window comparator. The threshold limits are set by V_H and V_L , with V_H greater than V_L . When V_{IN} is less than V_H , the output of A1 is low. When V_{IN} is greater than V_L , the output of A2 is low. Therefore, both op amp outputs are at 0 V as long as V_{IN} is between V_H and V_L . This architecture results in no current flowing through either diode, Q1 is in cutoff, with the base voltage at 0 V, and V_{OUT} forced high.




Figure 18. TLV2369 as a Window Comparator

If V_{IN} falls below V_L , the output of A2 is high, current flows through D2, and V_{OUT} is low. Likewise, if V_{IN} rises above V_H , the output of A1 is high, current flows through D1, and V_{OUT} is low. The window comparator threshold voltages are set as shown by Equation 8 and Equation 9:

$$V_{H} = \frac{R_{2}}{R_{1} + R_{2}}$$

$$V_{L} = \frac{R_{4}}{R_{3} + R_{4}}$$
(8)
(9)

9 Power Supply Recommendations

The TLV369 family is specified for operation from 1.8 V to 5.5 V (\pm 0.9 V to \pm 2.75 V); many specifications apply from -40° C to \pm 125°C. The *Typical Characteristics* section presents parameters that can exhibit significant variance with regard to operating voltage or temperature.

CAUTION

Supply voltages larger than 7 V can permanently damage the device (see the *Absolute Maximum Ratings* table).


Place 0.1-µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or highimpedance power supplies. For more detailed information on bypass capacitor placement; see the *Layout Guidelines* section.

10 Layout

10.1 Layout Guidelines


For best operational performance of the device, use good printed circuit board (PCB) layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and the operational amplifier. Use bypass capacitors to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
 - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- Separate grounding for analog and digital portions of the circuitry is one of the simplest and most
 effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to
 ground planes. A ground plane helps distribute heat and reduces electromagnetic interference (EMI)
 noise pickup. Make sure to physically separate digital and analog grounds, paying attention to the flow of
 the ground current. For more detailed information, see *Circuit Board Layout Techniques*, SLOA089.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicularly is much better than crossing in parallel with the noisy trace.
- Place the external components as close to the device as possible. Keep R_F and R_G close to the inverting input in order to minimize parasitic capacitance, as shown in Figure 19.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.



10.2 Layout Example

Figure 19. Operational Amplifier Board Layout for Noninverting Configuration



Copyright © 2016, Texas Instruments Incorporated

Figure 20. Schematic Representation of Figure 19

11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

The following documents are relevant to using the TLVx369, and are recommended for reference and available for download at www.ti.com, unless otherwise noted.

- REF1112 Data Sheet, SBOS283
- Circuit Board Layout Techniques, SLOA089
- Handbook of Operational Amplifier Applications, SBOA092
- Analog Engineer's Pocket Reference, SLWY038

11.1.1.1 Related Links

Table 1 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY				
TLV369	Click here	Click here	Click here	Click here	Click here				
TLV2369	Click here	Click here	Click here	Click here	Click here				

Table 1. Related Links

11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.3 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGE OPTION ADDENDUM

14-Jun-2016

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TLV2369IDGKR	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	13JV	Samples
TLV2369IDGKT	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	13JV	Samples
TLV2369IDR	PREVIEW	SOIC	D	8	2500	TBD	Call TI	Call TI	-40 to 125		
TLV369IDCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	12K	Samples
TLV369IDCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	12K	Samples

PACKAGE OPTION ADDENDUM

14-Jun-2016


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

14-Jun-2016

TAPE AND REEL INFORMATION






QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV2369IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV2369IDGKT	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV369IDCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TLV369IDCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3

PACKAGE MATERIALS INFORMATION

14-Jun-2016




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV2369IDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
TLV2369IDGKT	VSSOP	DGK	8	250	366.0	364.0	50.0
TLV369IDCKR	SC70	DCK	5	3000	180.0	180.0	18.0
TLV369IDCKT	SC70	DCK	5	250	180.0	180.0	18.0


DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Falls within JEDEC MO-203 variation AA.

LAND PATTERN DATA




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



Α. All linear dimensions are in millimeters.


Β. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.

DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.