# **TLVx369 Cost-Optimized, 800-nA, 1.8-V, Rail-to-Rail I/O Operational Amplifier with Zero-Crossover Distortion**

### <span id="page-0-1"></span>**1 Features**

- <sup>1</sup> Cost-Optimized Precision Amplifier *nano*Power: 800 nA/Ch (Typ)
- Low Offset Voltage: 400 µV (Typ)
- Rail-to-Rail Input and Output
- Zero-Crossover Distortion
- Low Offset Drift: 0.5 µV/°C (Typ)
- Gain-Bandwidth Product: 12 kHz
- Supply Voltage: 1.8 V to 5.5 V
- *micro*Size Packages: SC70-5, VSSOP-8

# <span id="page-0-2"></span>**2 Applications**

- Blood Glucose Meters
- Test Equipment
- Low-Power Sensor Signal Conditioning
- <span id="page-0-0"></span>Portable Devices

# **3 Description**

The TLV369 family of single and dual operational amplifiers represents a cost-optimized generation of 1.8-V nanopower amplifiers.

With the zero-crossover distortion circuitry, these amplifiers feature high linearity over the full commonmode input range with no crossover distortion, enabling true rail-to-rail input and operating from a 1.8-V to 5.5-V single supply. The family is also compatible with industry-standard nominal voltages of 3.0 V, 3.3 V, and 5.0 V.

The TLV369 (single version) is offered in a 5-pin SC70 package. The TLV2369 (dual version) comes in 8-pin VSSOP and SOIC packages.

#### **Device Information[\(1\)](#page-0-0)**



(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **TLV369 Family Eliminates Crossover Distortion Across the Full Supply Range**



# **Table of Contents**





# <span id="page-1-0"></span>**4 Revision History**



# <span id="page-2-0"></span>**5 Pin Configuration and Functions**



### **Pin Functions: TLV369**







#### **Pin Functions: TLV2369**



# <span id="page-3-0"></span>**6 Specifications**

### <span id="page-3-1"></span>**6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>



(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *[Recommended](#page-3-3) [Operating Conditions](#page-3-3)*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Input pins are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5 V beyond the supply rails must be current limited to 10 mA or less.

(3) Short-circuit to  $V_S$  / 2, one amplifier per package.

# <span id="page-3-2"></span>**6.2 ESD Ratings**

over operating free-air temperature range (unless otherwise noted).



(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### <span id="page-3-3"></span>**6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted).



# <span id="page-4-0"></span>**6.4 Thermal Information: TLV369**



(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953.](http://www.ti.com/lit/pdf/spra953)

# <span id="page-4-1"></span>**6.5 Thermal Information: TLV2369**



(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953.](http://www.ti.com/lit/pdf/spra953)

# **[TLV369,](http://www.ti.com/product/tlv369?qgpn=tlv369) [TLV2369](http://www.ti.com/product/tlv2369?qgpn=tlv2369)**

SBOS757 –MAY 2016

# <span id="page-5-0"></span>**6.6 Electrical Characteristics**

 $V_S$  (total supply voltage) = 1.8 V to 5.5 V; at T<sub>A</sub> = 25°C, and R<sub>L</sub> = 100 kΩ connected to V<sub>S</sub> / 2 (unless otherwise noted)



# **6.7 Typical Characteristics**

at T<sub>A</sub> = 25°C, V<sub>S</sub> = 5 V, and R<sub>L</sub> = 100 kΩ connected to V<sub>S</sub> / 2 (unless otherwise noted)

<span id="page-6-1"></span><span id="page-6-0"></span>

### **[TLV369,](http://www.ti.com/product/tlv369?qgpn=tlv369) [TLV2369](http://www.ti.com/product/tlv2369?qgpn=tlv2369)**

SBOS757 –MAY 2016

# **Typical Characteristics (continued)**

<span id="page-7-1"></span><span id="page-7-0"></span>

at T<sub>A</sub> = 25°C, V<sub>S</sub> = 5 V, and R<sub>L</sub> = 100 kΩ connected to V<sub>S</sub> / 2 (unless otherwise noted)

# **Typical Characteristics (continued)**



at  $T_A = 25^{\circ}$ C,  $V_S = 5$  V, and  $R_L = 100$  kΩ connected to  $V_S / 2$  (unless otherwise noted)

# <span id="page-9-0"></span>**7 Detailed Description**

### <span id="page-9-1"></span>**7.1 Overview**

The TLVx369 family of operational amplifiers minimizes power consumption and operates on supply voltages as low as 1.8 V. The zero-crossover distortion circuitry enables high linearity over the full input common-mode range, achieving true rail-to-rail input from a 1.8-V to 5.5-V single supply.

# <span id="page-9-2"></span>**7.2 Functional Block Diagram**



#### <span id="page-10-0"></span>**7.3 Feature Description**

#### **7.3.1 Operating Voltage**

The TLV369 series os op amps are fully specified and tested from 1.8 V to 5.5 V (±0.9 V to ±2.75 V). Parameters that vary significantly with supply voltage are described in the *[Typical Characteristics](#page-6-0)* section.

#### **7.3.2 Input Common-Mode Voltage Range**

The TLV369 family is designed to eliminate the input offset transition region typically present in most rail-to-rail, complementary-stage operational amplifiers, allowing the TLV369 family of amplifiers to provide superior common-mode performance over the entire input range.

The input common-mode voltage range of the TLV369 family typically extends to each supply rail. CMRR is specified from the negative rail to the positive rail; see [Figure 1,](#page-6-1) *Normalized Offset Voltage vs Common-Mode Voltage*.

#### **7.3.3 Protecting Inputs from Overvoltage**

Input currents are typically 10 pA. However, large inputs (greater than 500 mV beyond the supply rails) can cause excessive current to flow in or out of the input pins. Therefore, in addition to keeping the input voltage between the supply rails, the input current must also be limited to less than 10 mA. This limiting is easily accomplished with an input resistor, as shown in [Figure 14.](#page-10-2)



Copyright © 2016, Texas Instruments Incorporated

#### **Figure 14. Input Current Protection for Voltages That Exceed the Supply Voltage**

#### <span id="page-10-2"></span><span id="page-10-1"></span>**7.4 Device Functional Modes**

The TLV369 family has a single functional mode. These devices are powered on as long as the power-supply voltage is between 1.8 V ( $\pm 0.9$  V) and 5.5 V ( $\pm 2.75$  V).

# <span id="page-11-0"></span>**8 Application and Implementation**

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### <span id="page-11-1"></span>**8.1 Application Information**

When designing for ultra-low power, choose system components carefully. To minimize current consumption, select large-value resistors. Any resistors can react with stray capacitance in the circuit and the input capacitance of the operational amplifier. These parasitic RC combinations can affect the stability of the overall system. Use of a feedback capacitor assures stability and limits overshoot or gain peaking.

#### <span id="page-11-2"></span>**8.2 Typical Application**

A typical application for an operational amplifier is an inverting amplifier, as shown in [Figure 15](#page-11-3). An inverting amplifier takes a positive voltage on the input and outputs a signal inverted to the input, making a negative voltage of the same magnitude. In the same manner, the amplifier also makes negative input voltages positive on the output. In addition, amplification can be added by selecting the input resistor  $\overline{R}_1$  and the feedback resistor  $R_F$ .



**Figure 15. Application Schematic**

#### <span id="page-11-3"></span>**8.2.1 Design Requirements**

The supply voltage must be chosen to be larger than the input voltage range and the desired output range. The limits of the input common-mode range ( $V_{CM}$ ) and the output voltage swing to the rails ( $V_O$ ) must also be considered. For instance, this application scales a signal of  $\pm 0.5$  V (1 V) to  $\pm 1.8$  V (3.6 V). Setting the supply at ±2.5 V is sufficient to accommodate this application.

(3)

#### **Typical Application (continued)**

#### **8.2.2 Detailed Design Procedure**

<span id="page-12-0"></span>Determine the gain required by the inverting amplifier using [Equation 1](#page-12-0) and [Equation 2](#page-12-1):

$$
A_V \frac{V_{OUT}}{V_{IN}}
$$
  
\n
$$
A_V \frac{1.8}{-0.5} -3.6
$$
 (1)

<span id="page-12-1"></span>When the desired gain is determined, choose a value for  $R_1$  or  $R_F$ . Choosing a value in the kilohm range is desirable for general-purpose applications because the amplifier circuit uses currents in the milliamp range. This milliamp current range ensures that the device does not draw too much current. The trade-off is that very large resistors (100s of kilohms) draw the smallest current but generate the highest noise. Very small resistors (100s of ohms) generate low noise but draw high current. This example uses 10 kΩ for R<sub>I</sub>, meaning 36 kΩ is used for R<sub>F</sub>. These values are determined by [Equation 3:](#page-12-2)

$$
A_V - \frac{R_F}{R_I}
$$

#### <span id="page-12-2"></span>**8.2.3 Application Curve**



**Figure 16. Inverting Amplifier Input and Output**

#### <span id="page-13-0"></span>**8.3 System Examples**

#### **8.3.1 Battery Monitoring**

The low operating voltage and quiescent current of the TLV369 series make the family an excellent choice for battery-monitoring applications, as shown in [Figure 17.](#page-13-1)



**Figure 17. Battery Monitor**

<span id="page-13-1"></span>In this circuit,  $V_{STATUS}$  is high as long as the battery voltage remains above 2 V. A low-power reference is used to set the trip point. Resistor values are selected as follows:

<span id="page-13-2"></span>1. Selecting R<sub>F</sub>: Select R<sub>F</sub> such that the current through R<sub>F</sub> is approximately 1000 times larger than the maximum bias current over temperature, as given by [Equation 4:](#page-13-2)

$$
R_{F} = \frac{V_{REF}}{1000 (I_{BMAX})}
$$
  
= 
$$
\frac{1.2 \text{ V}}{1000 (50 \text{ pA})}
$$
  
= 24 M $\Omega \approx 20 M\Omega$  (4)

- 2. Choose the hysteresis voltage,  $V_{HYST}$ . For battery-monitoring applications, 50 mV is adequate.
- <span id="page-13-3"></span>3. Calculate  $R_1$  as calculated by [Equation 5:](#page-13-3)

$$
R_{1} = R_{F} \left[ \frac{V_{HYST}}{V_{BATT}} \right] = 20 M\Omega \left[ \frac{50 mV}{2.4 V} \right] = 420 k\Omega
$$
\n(5)

- 4. Select a threshold voltage for  $V_{IN}$  rising ( $V_{THRS}$ ) = 2.0 V.
- <span id="page-13-4"></span>5. Calculate  $R_2$  as given by [Equation 6:](#page-13-4)

$$
R_{2} = \frac{1}{\left[\left(\frac{V_{\text{THRS}}}{V_{\text{BAT}}}\right) - \frac{1}{R_{1}} - \frac{1}{R_{1}}\right]}
$$
  
= 
$$
\frac{1}{\left[\left(\frac{2 V}{1.2 V \times 420 k\Omega}\right) - \frac{1}{420 k\Omega} - \frac{1}{20 M\Omega}\right]}
$$

 $= 650 \text{ k}\Omega$ 

<span id="page-13-5"></span>6. Calculate  $R<sub>BIAS</sub>$ : The minimum supply voltage for this circuit is 1.8 V. The [REF1112](http://www.ti.com/product/REF1112) has a current requirement of 1.2 μA (max). Providing the REF1112 with 2 μA of supply current assures proper operation. Therefore,  $R_{BIAS}$  is as given by [Equation 7](#page-13-5).

$$
R_{\text{BIAS}} = \frac{V_{\text{BATTMIN}}}{I_{\text{BIAS}}} = \frac{1.8 \text{ V}}{2 \text{ }\mu\text{A}} = 0.9 \text{ M}\Omega
$$
\n(7)

(6)

#### **System Examples (continued)**

#### **8.3.2 Window Comparator**

[Figure 18](#page-14-1) shows the TLV2369 used as a window comparator. The threshold limits are set by  $V_H$  and  $V_L$ , with  $V_H$ greater than V<sub>L</sub>. When V<sub>IN</sub> is less than V<sub>H</sub>, the output of A1 is low. When V<sub>IN</sub> is greater than V<sub>L</sub>, the output of A2 is low. Therefore, both op amp outputs are at 0 V as long as V<sub>IN</sub> is between V<sub>H</sub> and V<sub>L</sub>. This architecture results in no current flowing through either diode, Q1 is in cutoff, with the base voltage at 0 V, and  $V_{OUT}$  forced high.



**Figure 18. TLV2369 as a Window Comparator**

<span id="page-14-2"></span><span id="page-14-1"></span>If V<sub>IN</sub> falls below V<sub>L</sub>, the output of A2 is high, current flows through D2, and V<sub>OUT</sub> is low. Likewise, if V<sub>IN</sub> rises above  $V_H$ , the output of A1 is high, current flows through D1, and  $V_{OUT}$  is low. The window comparator threshold voltages are set as shown by [Equation 8](#page-14-2) and [Equation 9:](#page-14-3)

$$
V_{H} = \frac{R_{2}}{R_{1} + R_{2}}
$$
\n
$$
V_{L} = \frac{R_{4}}{R_{3} + R_{4}}
$$
\n(8)

#### <span id="page-14-3"></span><span id="page-14-0"></span>**9 Power Supply Recommendations**

The TLV369 family is specified for operation from 1.8 V to 5.5 V ( $\pm$ 0.9 V to  $\pm$ 2.75 V); many specifications apply from –40°C to +125°C. The *[Typical Characteristics](#page-6-0)* section presents parameters that can exhibit significant variance with regard to operating voltage or temperature.

#### **CAUTION**

Supply voltages larger than 7 V can permanently damage the device (see the *[Absolute](#page-3-1) [Maximum Ratings](#page-3-1)* table).

Place 0.1-μF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or highimpedance power supplies. For more detailed information on bypass capacitor placement; see the *[Layout](#page-15-1) [Guidelines](#page-15-1)* section.

# <span id="page-15-0"></span>**10 Layout**

#### <span id="page-15-1"></span>**10.1 Layout Guidelines**

For best operational performance of the device, use good printed circuit board (PCB) layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and the operational amplifier. Use bypass capacitors to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
	- Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- Separate grounding for analog and digital portions of the circuitry is one of the simplest and most effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces electromagnetic interference (EMI) noise pickup. Make sure to physically separate digital and analog grounds, paying attention to the flow of the ground current. For more detailed information, see *Circuit Board Layout Techniques*, [SLOA089.](http://www.ti.com/lit/pdf/sloa089)
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicularly is much better than crossing in parallel with the noisy trace.
- Place the external components as close to the device as possible. Keep  $R_F$  and  $R_G$  close to the inverting input in order to minimize parasitic capacitance, as shown in [Figure 19.](#page-15-3)
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.

<span id="page-15-2"></span>

### **10.2 Layout Example**

<span id="page-15-3"></span>**Figure 19. Operational Amplifier Board Layout for Noninverting Configuration**



Copyright © 2016, Texas Instruments Incorporated

**Figure 20. Schematic Representation of [Figure 19](#page-15-3)**

# <span id="page-16-0"></span>**11 Device and Documentation Support**

### <span id="page-16-1"></span>**11.1 Documentation Support**

#### **11.1.1 Related Documentation**

The following documents are relevant to using the TLVx369, and are recommended for reference and available for download at [www.ti.com,](http://www.ti.com) unless otherwise noted.

- REF1112 Data Sheet, [SBOS283](http://www.ti.com/lit/pdf/sbos283)
- *Circuit Board Layout Techniques*, [SLOA089](http://www.ti.com/lit/pdf/SLOA089)
- *Handbook of Operational Amplifier Applications*, [SBOA092](http://www.ti.com/lit/pdf/SBOA092)
- *Analog Engineer's Pocket Reference*, [SLWY038](http://www.ti.com/lit/pdf/slyw038)

#### *11.1.1.1 Related Links*

[Table 1](#page-16-7) lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

<span id="page-16-7"></span>

#### **Table 1. Related Links**

### <span id="page-16-2"></span>**11.2 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of](http://www.ti.com/corp/docs/legal/termsofuse.shtml) [Use.](http://www.ti.com/corp/docs/legal/termsofuse.shtml)

**[TI E2E™ Online Community](http://e2e.ti.com)** *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**[Design Support](http://support.ti.com/)** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### <span id="page-16-3"></span>**11.3 Trademarks**

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

#### <span id="page-16-4"></span>**11.4 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### <span id="page-16-5"></span>**11.5 Glossary**

[SLYZ022](http://www.ti.com/lit/pdf/SLYZ022) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

# <span id="page-16-6"></span>**12 Mechanical, Packaging, and Orderable Information**

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

# **PACKAGE OPTION ADDENDUM**

14-Jun-2016

# **PACKAGING INFORMATION**



# **PACKAGE OPTION ADDENDUM**

14-Jun-2016

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

14-Jun-2016

### **TAPE AND REEL INFORMATION**





# **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**





# **PACKAGE MATERIALS INFORMATION**

14-Jun-2016



\*All dimensions are nominal



DCK (R-PDSO-G5) PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
	- B. This drawing is subject to change without notice.
	- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
	- D. Falls within JEDEC M0-203 variation AA.

# LAND PATTERN DATA



- NOTES: A. All linear dimensions are in millimeters.
	- B. This drawing is subject to change without notice.
	- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
	- D. Publication IPC-7351 is recommended for alternate designs.
	- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.

DGK (S-PDSO-G8) PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.<br>B. This drawing is subject to change withe

This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- 沪Body width does not include interlead flash. lnterlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC M0-187 variation AA, except interlead flash.

# DGK (S-PDSO-G8) PLASTIC SMALL OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for altemate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding comers will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

D (R-PDSO-G8) PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- $\Diamond$  Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- $\overline{\text{D}}$  Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.