TPS7A8001

SBVS135I-JUNE 2010-REVISED AUGUST 2015

TPS7A8001 Low-Noise, Wide-Bandwidth, High PSRR, Low-Dropout 1A Linear Regulator

1 Features

- Low-Dropout 1-A Regulator With Enable
- Adjustable Output Voltages: 0.8 V to 6 V
- Wide-Bandwidth High PSRR:
 - 63 dB at 1 kHz
 - 57 dB at 100 kHz
 - 38 dB at 1 MHz
- Low Noise: (14 × V_{OUT}) μV_{RMS} Typical (100 Hz to 100 kHz)
- Stable with a 4.7-µF Ceramic Capacitor
- Excellent Load/Line Transient Response
- 3% Overall Accuracy (Over Load/Line/Temp)
- Overcurrent and Overtemperature Protection
- Very Low Dropout: 170 mV Typical at 1 A
- 3-mm × 3-mm VSON-8 DRB Package

2 Applications

- Telecom Infrastructure
- Audio
- High-Speed I/F (PLL/VCO)

3 Description

The TPS7A8001 is a low-dropout linear regulator (LDO) offering very high power-supply ripple rejection (PSRR) at the output. This LDO uses an advanced BiCMOS process and a PMOSFET pass device to achieve very low noise, excellent transient response, and excellent PSRR performance.

The TPS7A8001 is stable with a $4.7-\mu$ F ceramic output capacitor, and uses a precision voltage reference and feedback loop to achieve a worst-case accuracy of 3% over all load, line, process, and temperature variations.

This device is fully specified over the temperature range of $T_J = -40^{\circ}$ C to 125°C and is offered in a 3mm × 3mm, VSON-8 package with a thermal pad.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)	
TPS7A80	VSON (8)	3.00 mm × 3.00 mm	

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Application Diagram




Table of Contents

1	Features 1			
2	Арр	lications 1		
3	Des	cription 1		
4	Rev	ision History 2		
5	Pin	Configuration and Functions 4		
6	Spe	cifications5		
	6.1	Absolute Maximum Ratings 5		
	6.2	ESD Ratings5		
	6.3	Recommended Operating Conditions 5		
	6.4	Thermal Information 5		
	6.5	Electrical Characteristics 6		
	6.6	Typical Characteristics 7		
7	Deta	ailed Description 12		
	7.1	Overview 12		
	7.2	Functional Block Diagram 12		
	7.3	Feature Description 12		
	7.4	Device Functional Modes 13		

8	Appl	ication and Implementation	14
	8.1	Application Information	14
	8.2	Typical Application	14
9	Pow	er Supply Recommendations	16
10	Layo	out	17
	10.1	Layout Guidelines	17
	10.2	Layout Example	17
	10.3	Thermal Considerations	17
	10.4	Power Dissipation	18
	10.5	Estimating Junction Temperature	18
11	Devi	ice and Documentation Support	20
	11.1	Community Resources	20
	11.2	Trademarks	20
	11.3	Electrostatic Discharge Caution	20
	11.4	Glossary	20
12	Mec	hanical, Packaging, and Orderable	
		mation	20

Page

Page

Page

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision H (January 2013) to Revision I

•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	. 1
•	Deleted "Fixed Output Voltages: 0.8 V to 5 V Using Innovating Facatory EEPROM Programming" bullet from Features	. 1
•	Changed "12.6" to "14" in Low Noise bullet	. 1
•	Deleted SNS row from Pin Functions	. 4
•	Deleted Fixed Version from V _{OUT} row in <i>Electrical Characteristics</i>	. 6
•	Deleted ISNS row from Electrical Characteristics	. 6

Changes from Revision G (April 2012) to Revision H

•	Updated Figure 8	. 7
Cł	hanges from Revision F (March 2012) to Revision G Pa	qe

	0		``	,	5
•	Changed	Thermal Ir	nformation	table values,	added new footnote 2, changed footnote 3 5

CI	hanges from Revision E (February 2012) to Revision F Page			
•	Changed Low Noise Features bullet	1		
•	Updated Equation 3	15		

Changes from Revision D (December 2010) to Revision E

•	Changed Low Noise Features bullet	1
•	Changed caption of front-page application circuit	1
	Updated Figure 12	

TPS7A8001

SBVS135I-JUNE 2010-REVISED AUGUST 2015

•	Updated Figure 26	10
•	Added Equation 1 note in Start-up section	13
•	Updated Equation 3	15

Changes from Revision C (September, 2010) to Revision D

Page

Page

•	Updated front-page figure with new characteristic graph	1
•	Revised Figure 17	8
•	Changed Figure 18	8

Changes from Revision B (August, 2010) to Revision C

•	Changed data sheet title	1
•	Changed ultra-high PSRR to wide-bandwidth Ihgh PSRR in Features list	1
•	Corrected typos in Figure 21 through Figure 23	9
•	Revised first paragraph of Application Information to remove phrase ultra-wide bandwidth	14

5 Pin Configuration and Functions



Pin Functions

Р	PIN	IN I/O		DESCRIPTION
NAME	NO.	10	DESCRIPTION	
EN	5	I	Driving the enable pin (EN) high turns on the regulator. Driving this pin low puts the regulator into shutdown mode. Refer to <i>Shutdown</i> in the <i>Application and Implementation</i> section for more details. EN must not be left floating and can be connected to IN if not used.	
FB	3	I	This pin is the input to the control loop error amplifier and is used to set the output voltage of the device.	
GND	4, pad	—	Ground.	
IN	7, 8	I	Unregulated input supply.	
OUT	1, 2	0	Regulator output. A 4.7µF or larger capacitor of any type is required for stability.	
NR	6	—	Connect an external capacitor between this pin and ground to reduce output noise to very low levels. Also, the capacitor slows down the V_{OUT} ramp (RC softstart).	

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Voltage	IN	-0.3	7	V
	FB, NR	-0.3	3.6	V
	EN	-0.3	$V_{IN} + 0.3^{(2)}$	V
	OUT	-0.3	7	V
Current	OUT	Interna	lly Limited	А
Temperature	Operating virtual junction, T _J	-55	150	°C
	Storage, T _{stg}	-55	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) V_{EN} absolute maximum rating is V_{IN} + 0.3 V or 7 V, whichever is smaller.

6.2 ESD Ratings

			VALUE	UNIT
	V _(ESD) Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	
V _(ESD)		Charged device model (CDM), per JEDEC specification JESD22-C101, all $pins^{(2)}$	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
VI	Input voltage	2.2	6.5	V
I _O	Output current	0	1	А
T _A	Operating free air temperature	-40	125	°C

6.4 Thermal Information

		TPS7A80xx	
	THERMAL METRIC ⁽¹⁾⁽²⁾	DRB (VSON) ⁽³⁾	UNIT
		8 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	47.8	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	53.9	°C/W
R _{θJB}	Junction-to-board thermal resistance	23.4	°C/W
ΨJT	Junction-to-top characterization parameter	1	°C/W
ΨЈВ	Junction-to-board characterization parameter	23.5	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	7.4	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

(2) For thermal estimates of this device based on PCB copper area, see the TI PCB Thermal Calculator.

(3) Thermal data for the DRB package are derived by thermal simulations based on JEDEC-standard methodology as specified in the JESD51 series. The following assumptions are used in the simulations:

(a) The exposed pad is connected to the PCB ground layer through a 2 x 2 thermal via array.

(b) The top and bottom copper layers are assumed to have a 5% thermal conductivity of copper representing a 20% copper coverage.

(c) This data were generated with only a single device at the center of a JEDEC high-K (2s2p) board with 3 inches x 3 inches copper area. To understand the effects of the copper area on thermal performance, refer to the *Power Dissipation* and *Estimating Junction Temperature* sections.

TPS7A8001

SBVS135I-JUNE 2010-REVISED AUGUST 2015

6.5 Electrical Characteristics

Over the operating temperature range of $T_J = -40^{\circ}$ C to 125°C, $V_{IN} = V_{OUT(TYP)} + 0.5$ V or 2.2 V (whichever is greater), $I_{OUT} = 1$ mA, $V_{EN} = 2.2$ V, $C_{OUT} = 4.7$ µF, and $C_{NR} = 0.01$ µF, unless otherwise noted. TPS7A8001 is tested at $V_{OUT} = 0.8$ V and $V_{OUT} = 6$ V. Typical values are at $T_J = 25^{\circ}$ C.


	PARAMETER	TEST CONDITI	MIN	TYP	MAX	UNIT	
V _{IN}	Input voltage range ⁽¹⁾			2.2		6.5	V
V _{NR}	Internal reference			0.79	0.8	0.81	V
V _{OUT}	Output voltage range			0.8		6	V
	Output accuracy ⁽²⁾	V_{OUT} + 0.5 V ≤ V_{IN} ≤ 6 V, V 100 mA ≤ I_{OUT} ≤ 500 mA, 0		-2%		2%	
		$\label{eq:VOUT} \begin{array}{l} V_{OUT} + 0.5 \ V \leq V_{IN} \leq 6.5 \ V, \\ 100 \ mA \leq I_{OUT} \leq 1 \ A \end{array}$	V _{IN} ≥ 2.2 V,	-3%	±0.3%	3%	
ΔV _{OUT} /ΔV _{IN}	Line regulation	$V_{OUT(NOM)}$ + 0.5 V ≤ V_{IN} ≤ 6 I_{OUT} = 100 mA	.5 V, V _{IN} ≥ 2.2 V,		150		μV/V
ΔV _{OUT} /ΔI _{OUT}	Load regulation	100 mA ≤ I _{OUT} ≤ 1 A			2		µV/mA
		$\label{eq:VOUT} \begin{array}{l} V_{\text{OUT}} + 0.5 \ \text{V} \leq V_{\text{IN}} \leq 6.5 \ \text{V}, \\ \textbf{I}_{\text{OUT}} = 500 \ \text{mA}, \ \text{V}_{\text{FB}} = \text{GND} \end{array}$				250	mV
V _{DO}	Dropout voltage	$\begin{array}{l} V_{OUT} + 0.5 \ V \leq V_{IN} \leq 6.5 \ V, \\ I_{OUT} = 750 \ mA, \ V_{FB} = GND \end{array}$				350	mV
		$\label{eq:VOUT} \begin{array}{l} V_{OUT} + 0.5 \ V \leq V_{IN} \leq 6.5 \ V, \\ I_{OUT} = 1 \ A, \ V_{FB} = GND \ or \ V \end{array}$				500	mV
I _{CL}	Output current limit	$V_{OUT} = 0.85 \times V_{OUT(NOM)}, V$	_{IN} ≥ 3.3 V	1100	1400	2000	mA
loup	Ground pin current	I _{OUT} = 1 mA			60	100	μA
I _{GND}		I _{OUT} = 1 A			350	μA	
I _{SHDN}	Shutdown current (I _{GND})	$\begin{array}{l} V_{EN} \leq 0.4 \ V, \ V_{IN} \geq 2.2 \ V, \ R_{L} \\ T_{J} \leq 85^{\circ}C \end{array}$		0.20	2	μA	
I _{FB}	Feedback pin current	$V_{\text{IN}}=6.5~\text{V},~V_{\text{FB}}=0.8~\text{V}$		0.02	1	μA	
	Power-supply rejection ratio		f = 100 Hz		48		dB
		V _{IN} = 4.3 V, V _{OUT} = 3.3 V, I _{OUT} = 750 mA	f = 1 kHz		63		dB
PSRR			f = 10 kHz		63		dB
			f = 100 kHz		57		dB
			f = 1 MHz		38		dB
		BW = 100 Hz to 100 kHz,	$C_{NR} = 0.001$ μF	14	1.6 × V _{OUT}		μV_{RMS}
V _N	Output noise voltage	$V_{IN} = 4.3 \text{ V}, V_{OUT} = 3.3 \text{ V},$ $I_{OUT} = 100 \text{ mA}$	C _{NR} = 0.01 µF	14	1.3 × V _{OUT}		μV_{RMS}
			$C_{NR} = 0.1 \mu F$	13	3.9 × V _{OUT}		μV_{RMS}
N/	Fuchie high (anablad)	$2.2~\text{V} \leq \text{V}_{\text{IN}} \leq 3.6~\text{V},~\text{R}_{\text{L}} = 1$	kΩ	1.2			V
V _{EN(HI)}	Enable high (enabled)	$3.6 \text{ V} < \text{V}_{\text{IN}} \le 6.5 \text{ V}, \text{ R}_{\text{L}} = 1$	kΩ	1.35			V
V _{EN(LO)}	Enable low (shutdown)	$R_L = 1 \ k\Omega$		0		0.4	V
I _{EN(HI)}	Enable pin current, enabled	$V_{IN} = V_{EN} = 6.5 V$			0.02	1	μA
		$V_{OUT(NOM)} = 3.3 V,$	$C_{NR} = 1 nF$		0.1		ms
t _{STR}	Start-up time	$\label{eq:Vout} \begin{array}{l} V_{OUT} = 0\% \text{ to } 90\% \\ V_{OUT(NOM)}, \\ R_L = 3.3 \text{ k}\Omega, \ C_{OUT} = 4.7 \ \mu\text{F} \end{array}$	C _{NR} = 10 nF		1.6		ms
	Undervoltage lockout	V_{IN} rising, $R_L = 1 k\Omega$	+	1.86	2	2.10	V
UVLO	Hysteresis	V_{IN} falling, $R_L = 1 k\Omega$		75		mV	
_	Thermal shutdown	Shutdown, temperature incr		160		°C	
T _{SD}	temperature	Reset, temperature decreas		140		°C	
TJ	Operating junction temperature		-	-40		125	°C

(1) Minimum $V_{IN} = V_{OUT} + V_{DO}$ or 2.2 V, whichever is greater.

As for TPS7A8001 (adjustable); it does not include external resistor tolerances and it is not tested at this condition: $V_{OUT} = 0.8 \text{ V}$, 4.5 V $\leq V_{IN} \leq 6.5 \text{ V}$, and 750 mA $\leq I_{OUT} \leq 1 \text{ A}$ because of power dissipation higher than maximum rating of the package. (2)


6.6 Typical Characteristics

At $V_{OUT(TYP)} = 3.3$ V, $V_{IN} = V_{OUT(TYP)} + 0.5$ V or 2.2 V (whichever is greater), $I_{OUT} = 100$ mA, $V_{EN} = V_{IN}$, $C_{IN} = 1$ μ F, $C_{OUT} = 4.7$ μ F, and $C_{NR} = 0.01$ μ F, all temperature values refer to T_J, unless otherwise noted.




TPS7A8001 SBVS135I – JUNE 2010 – REVISED AUGUST 2015

At $V_{OUT(TYP)} = 3.3 \text{ V}$, $V_{IN} = V_{OUT(TYP)} + 0.5 \text{ V}$ or 2.2 V (whichever is greater), $I_{OUT} = 100 \text{ mA}$, $V_{EN} = V_{IN}$, $C_{IN} = 1 \text{ }\mu\text{F}$, $C_{OUT} = 4.7 \text{ }\mu\text{F}$, and $C_{NR} = 0.01 \text{ }\mu\text{F}$, all temperature values refer to T_J , unless otherwise noted.




At $V_{OUT(TYP)} = 3.3 \text{ V}$, $V_{IN} = V_{OUT(TYP)} + 0.5 \text{ V}$ or 2.2 V (whichever is greater), $I_{OUT} = 100 \text{ mA}$, $V_{EN} = V_{IN}$, $C_{IN} = 1 \text{ }\mu\text{F}$, $C_{OUT} = 4.7 \text{ }\mu\text{F}$, and $C_{NR} = 0.01 \text{ }\mu\text{F}$, all temperature values refer to T_J , unless otherwise noted.




TPS7A8001 SBVS135I – JUNE 2010 – REVISED AUGUST 2015

At $V_{OUT(TYP)} = 3.3 \text{ V}$, $V_{IN} = V_{OUT(TYP)} + 0.5 \text{ V}$ or 2.2 V (whichever is greater), $I_{OUT} = 100 \text{ mA}$, $V_{EN} = V_{IN}$, $C_{IN} = 1 \text{ }\mu\text{F}$, $C_{OUT} = 4.7 \text{ }\mu\text{F}$, and $C_{NR} = 0.01 \text{ }\mu\text{F}$, all temperature values refer to T_J , unless otherwise noted.



At $V_{OUT(TYP)} = 3.3 \text{ V}$, $V_{IN} = V_{OUT(TYP)} + 0.5 \text{ V}$ or 2.2 V (whichever is greater), $I_{OUT} = 100 \text{ mA}$, $V_{EN} = V_{IN}$, $C_{IN} = 1 \text{ }\mu\text{F}$, $C_{OUT} = 4.7 \text{ }\mu\text{F}$, and $C_{NR} = 0.01 \text{ }\mu\text{F}$, all temperature values refer to T_J , unless otherwise noted.



7 Detailed Description

7.1 Overview

The TPS7A8001 device belongs to a family of new-generation LDO regulators that use innovative circuitry to achieve wide bandwidth and high loop gain, resulting in extremely high PSRR (over a 1-MHz range) even with very low headroom (VI – VO). A noise-reduction capacitor (C(NR)) at the NR pin and a bypass capacitor (C(BYPASS)) decrease noise generated by the bandgap reference to improve PSRR, while a quick-start circuit fastcharges the noise-reduction capacitor. This family of regulators offers sub-bandgap output voltages, current limit, and thermal protection, and is fully specified from -40° C to 125° C.

7.2 Functional Block Diagram




Figure 29. Adjustable Voltage Version

7.3 Feature Description

7.3.1 Internal Current Limit

The TPS7A8001 internal current limit helps protect the regulator during fault conditions. During current limit, the output sources a fixed amount of current that is largely independent of output voltage. For reliable operation, the device should not be operated in a current limit state for extended periods of time.

The PMOS pass element in the TPS7A8001 has a built-in body diode that conducts current when the voltage at OUT exceeds the voltage at IN. This current is not limited, so if extended reverse voltage operation is anticipated, external limiting is required.

7.3.2 Shutdown

The enable pin (EN) is active high and is compatible with standard and low voltage, TTL-CMOS levels. When shutdown capability is not required, EN can be connected to IN.

Feature Description (continued)

7.3.3 Start-up

Through a lower resistance, the bandgap reference can quickly charge the noise reduction capacitor (C_{NR}). The TPS7A8001 has a *quick-start* circuit to quickly charge C_{NR} , if present; see the *Functional Block Diagram*. At startup, this quick-start switch is closed, with only 33 k Ω of resistance between the bandgap reference and the NR pin. The quick-start switch opens approximately 2ms after any device enabling event, and the resistance between the bandgap reference and the NR pin becomes higher in value (approximately 250 k Ω) to form a very good low-pass (RC) filter. This low-pass filter achieves very good noise reduction for the reference voltage.

Inrush current can be a problem in many applications. The 33-k Ω resistance during the start-up period is intentionally put there to slow down the reference voltage ramp up, thus reducing the inrush current. For example, the capacitance of connecting the recommended C_{NR} value of 0.01 µF along with the 33-k Ω resistance causes approximately 1-ms RC delay. Start-up time with the other C_{NR} values can be calculated as:

$$t_{STR} (s) = 76,000 \times C_{NR} (F)$$
 (1)

Equation 1 is valid up to $t_{STR} = 2 \text{ ms or } C_{NR} = 26 \text{ nF}$, whichever is smaller.

Although the noise reduction effect is nearly saturated at 0.01 μ F, connecting a C_{NR} value greater than 0.01 μ F can help reduce noise slightly more; however, start-up time will be extremely long because the quick-start switch opens after approximately 2ms. That is, if C_{NR} is not fully charged during this 2 ms period, C_{NR} finishes charging through a higher resistance of 250 k Ω , and takes much longer to fully charge.

A low leakage C_{NR} should be used; most ceramic capacitors are suitable.

7.3.4 Undervoltage Lock-Out (UVLO)

The TPS7A8001 uses an undervoltage lock-out circuit to keep the output shut off until the internal circuitry is operating properly. The UVLO circuit has a de-glitch feature so that it typically ignores undershoot transients on the input if they are less than 50-µs duration.

7.4 Device Functional Modes

Driving the EN pin over 1.2 V for V₁ from 2.2 V to 3.6 V or 1.35 V for V₁ from 3.6 V to 6.5 V turns on the regulator. Driving the EN pin below 0.4 V causes the regulator to enter shutdown mode.

In shutdown, the current consumption of the device is reduced to 0.02 μ A typically.

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPS7A8001 belongs to a family of new generation LDO regulators that use innovative circuitry to achieve wide bandwidth and high loop gain, resulting in extremely high PSRR (over a 1-MHz range) at very low headroom ($V_{IN} - V_{OUT}$). A noise reduction capacitor (C_{NR}) at the NR pin bypasses noise generated by the bandgap reference to improve PSRR, while a quick-start circuit fast-charges this capacitor. This family of regulators offers sub-bandgap output voltages, current limit, and thermal protection, and is fully specified from -40°C to 125°C.

Figure 30 gives the connections for the adjustable output version (TPS7A8001).

8.2 Typical Application




Figure 30. Typical Application Circuit (Adjustable Voltage Version)

8.2.1 Design Requirements

8.2.1.1 Dropout Voltage

The TPS7A8001 uses a PMOS pass transistor to achieve low dropout. When $(V_{IN} - V_{OUT})$ is less than the dropout voltage (V_{DO}) , the PMOS pass device is in its linear region of operation and the input-to-output resistance is the $R_{DS(ON)}$ of the PMOS pass element. V_{DO} scales approximately with output current because the PMOS device in dropout behaves the same way as a resistor.

As with any linear regulator, PSRR and transient response are degraded as $(V_{IN} - V_{OUT})$ approaches dropout. This effect is shown in Figure 19 and Figure 20 in the *Typical Characteristics* section.

8.2.1.2 Minimum Load

The TPS7A8001 is stable and well-behaved with no output load. Traditional PMOS LDO regulators suffer from lower loop gain at very light output loads. The TPS7A8001 employs an innovative low-current mode circuit to increase loop gain under very light or no-load conditions, resulting in improved output voltage regulation performance down to zero output current.

Typical Application (continued)

8.2.1.3 Input and Output Capacitor Requirements

Although an input capacitor is not required for stability, it is good analog design practice to connect a $0.1-\mu$ F to $1-\mu$ F low equivalent series resistance (ESR) capacitor across the input supply near the regulator. This capacitor counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated or if the device is located several inches from the power source. If source impedance is not sufficiently low, a $0.1-\mu$ F input capacitor may be necessary to ensure stability.

The TPS7A8001 is designed to be stable with standard ceramic capacitors of capacitance values 4.7 μ F or larger. This device is evaluated using a 4.7- μ F ceramic capacitor of 10-V rating, 10% tolerance, X5R type, and 0805 size (2 mm × 1.25 mm).

X5R- and X7R-type capacitors are highly recommended because they have minimal variation in value and ESR over temperature. Maximum ESR should be <1 Ω .

The TPS7A8001 implements an innovative internal compensation circuit that does not require a feedback capacitor across R₂ for stability. A feedback capacitor should not be used for this device.

8.2.1.4 Transient Response

As with any regulator, increasing the size of the output capacitor reduces over/undershoot magnitude but increases duration of the transient response.

8.2.2 Detailed Design Procedure

The voltage on the FB pin sets the output voltage and is determined by the values of R_1 and R_2 . The values of R_1 and R_2 can be calculated for any voltage using the formula given in Equation 2:

$$V_{OUT} = \frac{(R_1 + R_2)}{R_2} \times 0.800$$
(2)

Sample resistor values for common output voltages are shown in Table 1. In Table 1, E96 series resistors are used, and all values meet 1% of the target V_{OUT} , assuming resistors with zero error. For the actual design, pay attention to any resistor error factors. Using lower values for R_1 and R_2 reduces the noise injected from the FB pin.

V _{OUT}	R ₁	R ₂
0.8 V	0 Ω (Short)	Do not populate
1 V	2.49 kΩ	10 kΩ
1.2 V	4.99 kΩ	10 kΩ
1.5 V	8.87 kΩ	10 kΩ
1.8 V	12.5 kΩ	10 kΩ
2.5 V	21 kΩ	10 kΩ
3.3 V	30.9 kΩ	10 kΩ
5 V	52.3 kΩ	10 kΩ

Table 1. Sample 1% Resistor Values for Common Output Voltages

8.2.2.1 Output Noise

In most LDOs, the bandgap is the dominant noise source. If a noise reduction capacitor (C_{NR}) is used with the TPS7A8001, the bandgap does not contribute significantly to noise. Instead, noise is dominated by the output resistor divider and the error amplifier input. To minimize noise in a given application, use a 0.01-µF (minimum) noise-reduction capacitor.

Equation 3 approximates the total noise when $C_{NR} = 0.01 \ \mu\text{F}$:

$$V_{\rm N} = 14.6 \times V_{\rm OUT} + (\mu V_{\rm RMS})$$

(3)

Typical Application (continued)

8.2.3 Application Curve




Figure 31. Power-Up / Power-Down Response

9 Power Supply Recommendations

The device is designed to operate from an input voltage supply range from 2.2 V to 6.5 V. The input voltage range should provide adequate headroom for the device to have a regulated output. This input supply should be well regulated. If the input supply is noisy, additional input capacitors with low ESR can help improve the output noise performance.

10 Layout

10.1 Layout Guidelines

10.1.1 Board Layout Recommendations to Improve PSRR and Noise Performance

To improve AC performance such as PSRR, output noise, and transient response, TI recommends designing the board with separate ground planes for V_{IN} and V_{OUT} , with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the bypass capacitor should connect directly to the GND pin of the device.

10.2 Layout Example




Figure 32. TPS7A8001 Layout Example

10.3 Thermal Considerations

Thermal protection disables the output when the junction temperature rises to approximately 160°C, allowing the device to cool. When the junction temperature cools to approximately 140°C the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage because of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, junction temperature should be limited to 125°C maximum. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection should trigger at least 35°C above the maximum expected ambient condition of your particular application. This configuration produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS7A8001 has been designed to protect against overload conditions. It was not intended to replace proper heatsinking. Continuously running the TPS7A8001 into thermal shutdown degrades device reliability.

10.4 Power Dissipation

Knowing the device power dissipation and proper sizing of the thermal plane that is connected to the tab or pad is critical to avoiding thermal shutdown and ensuring reliable operation.

Power dissipation of the device depends on input voltage and load conditions and can be calculated using Equation 4:


$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$

Power dissipation can be minimized and greater efficiency can be achieved by using the lowest possible input voltage necessary to achieve the required output voltage regulation.

On the VSON (DRB) package, the primary conduction path for heat is through the exposed pad to the printedcircuit-board (PCB). The pad can be connected to ground or be left floating; however, it should be attached to an appropriate amount of copper PCB area to ensure the device does not overheat. The maximum junction-toambient thermal resistance depends on the maximum ambient temperature, maximum device junction temperature, and power dissipation of the device and can be calculated using Equation 5:

$$R_{\theta JA} = \frac{\left(+125^{\circ}C - T_{A}\right)}{P_{D}}$$
(5)

Knowing the maximum $R_{\theta JA}$, the minimum amount of PCB copper area needed for appropriate heatsinking can be estimated using Figure 33.



Note: θ_{JA} value at board size of 9in² (that is, 3 inches x 3 inches) is a JEDEC standard.

Figure 33. $R_{\theta JA}$ vs Board Size

Figure 33 shows the variation of θ_{JA} as a function of ground plane copper area in the board. It is intended only as a guideline to demonstrate the effects of heat spreading in the ground plane and should not be used to estimate actual thermal performance in real application environments.

NOTE

When the device is mounted on an application PCB, it is strongly recommended to use Ψ_{JT} and Ψ_{JB} , as explained in the section.

10.5 Estimating Junction Temperature

Using the thermal metrics Ψ_{JT} and Ψ_{JB} , as shown in the *Thermal Information* table, the junction temperature can be estimated with corresponding formulas (given in Equation 6). For backwards compatibility, an older θ_{JC} , *Top* parameter is listed as well.

$$\Psi_{JT}: T_{J} = T_{T} + \Psi_{JT} \bullet P_{D}$$
$$\Psi_{JB}: T_{J} = T_{B} + \Psi_{JB} \bullet P_{D}$$

(6)

(4)

Estimating Junction Temperature (continued)

Where P_D is the power dissipation shown by Equation 5, T_T is the temperature at the center-top of the IC package, and T_B is the PCB temperature measured 1mm away from the IC package *on the PCB surface* (as Figure 35 shows).

NOTE Both T_T and T_B can be measured on actual application boards using a thermo-gun (an infrared thermometer).

For more information about measuring T_T and T_B , see the application note SBVA025, Using New Thermal Metrics, available for download at www.ti.com.

By looking at Figure 34, the new thermal metrics (Ψ_{JT} and Ψ_{JB}) have very little dependency onboard size. That is, using Ψ_{JT} or Ψ_{JB} with Equation 6 is a good way to estimate T_J by simply measuring T_T or T_B , regardless of the application board size.




Figure 34. Ψ_{JT} and Ψ_{JB} vs Board Size

For a more detailed discussion of why TI does not recommend using $\theta_{JC(top)}$ to determine thermal characteristics, refer to application report SBVA025, Using New Thermal Metrics, available for download at www.ti.com. For further information, refer to application report SPRA953, Semiconductor and IC Package Thermal Metrics, also available on the TI website.




Figure 35. Measuring Points for T_T and T_B

11 Device and Documentation Support

11.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.2 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

11.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS7A8001DRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OFU	Samples
TPS7A8001DRBT	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OFU	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

10-Jan-2018

TAPE AND REEL INFORMATION



*All dimensions are nominal




QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A8001DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS7A8001DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2


PACKAGE MATERIALS INFORMATION

10-Jan-2018



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7A8001DRBR	SON	DRB	8	3000	367.0	367.0	35.0
TPS7A8001DRBT	SON	DRB	8	250	210.0	185.0	35.0



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.

E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

DRB (S-PVSON-N8)


PLASTIC SMALL OUTLINE NO-LEAD


THERMAL INFORMATION


This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.







NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.

F. Customers should contact their board fabrication site for solder mask tolerances.