OPAx172 36-V, Single-Supply, 10-MHz, Rail-to-Rail Output Operational Amplifiers

1 Features

 Wide Supply Range: +4.5 V to +36 V, ±2.25 V to ±18 V

Low Offset Voltage: ±0.2 mV

Low Offset Drift: ±0.3 μV/°C
 Gain Bandwidth: 10 MHz

• Low Input Bias Current: ±8 pA

• Low Quiescent Current: 1.6 mA per Amplifier

Low Noise: 7 nV/√Hz

• EMI and RFI Filtered Inputs

Input Range Includes the Negative Supply

Input Range Operates to Positive Supply

Rail-to-Rail Output

High Common-Mode Rejection: 120 dB

• Industry-Standard Packages:


SOIC-8, VSSOP-8, SOIC-14, TSSOP-14

 microPackages: Single in SC70, SOT-23, Dual in WSON-8

2 Applications

- Tracking Amplifier in Power Modules
- Merchant Power Supplies
- Transducer Amplifiers
- Bridge Amplifiers
- Temperature Measurements
- Strain Gauge Amplifiers
- · Precision Integrators
- Test Equipment

JFET-Input Low-Noise Amplifier



3 Description

The OPA172, OPA2172 and OPA4172 (OPAx172) are a family of 36-V, single-supply, low-noise operational amplifiers capable of operating on supplies ranging from +4.5 V (±2.25 V) to +36 V (±18 V). This latest addition of high-voltage CMOS operational amplifiers, in conjunction with the OPAx171 and OPAx170, provide a family of bandwidth, noise, and power options to meet the needs of a wide variety of applications. The OPAx172 are available in micropackages, and offer low offset, drift, and quiescent current. These devices also offer wide bandwidth, fast slew rate, and high output current drive capability. The single, dual, and quad versions all have identical specifications for maximum design flexibility.

Unlike most op amps, which are specified at only one supply voltage, the OPAx172 family is specified from +4.5 V to +36 V. Input signals beyond the supply rails do not cause phase reversal. The input can operate 100 mV below the negative rail and within 2 V of the top rail during normal operation. Note that these devices can operate with full rail-to-rail input 100 mV beyond the top rail, but with reduced performance within 2 V of the top rail.

The OPAx172 series of op amps are specified from -40°C to +125°C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	SC70 (5)	2.00 mm x 1.25 mm
OPA172	SOT-23 (5)	2.90 mm × 1.60 mm
	SOIC (8)	4.90 mm × 3.91 mm
	SOIC (8)	4.90 mm × 3.91 mm
OPA2172	VSSOP (8)(2)	3.00 mm × 3.00 mm
	WSON (8)	3.00 mm × 3.00 mm
OPA4172	SOIC (14)	8.65 mm × 3.91 mm
UPA4172	TSSOP (14)	4.40 mm × 5.00 mm

- For all available packages, see the package option addendum at the end of the data sheet.
- (2) The VSSOP package is the same as the MSOP package.

Superior THD Performance




Table of Contents

1	2 Applications	1	8.2 Functional Block Diagram8.3 Feature Description8.4 Device Functional Modes	20
3		_	Applications and Implementation	
4	•	2	9.1 Application Information	
5			9.2 Typical Applications	
	5.1 Device Comparison	40	Power-Supply Recommendations	
6		T 44		
		J	11.1 Layout Guidelines	
7			11.2 Layout Example	29
	7.1 Absolute Maximum Ratings	40	Device and Documentation Support	
	7.3 Recommended Operating Conditions	•	12.1 Device Support	
	7.4 Thermal Information: OPA172		12.2 Documentation Support	30
	7.5 Thermal Information: OPA2172		12.3 Related Links	30
	7.6 Thermal Information: OPA4172		12.4 Community Resources	30
	7.7 Electrical Characteristics		12.5 Trademarks	31
	7.8 Typical Characteristics: Table of Graphs 1	1	12.6 Electrostatic Discharge Caution	31
	7.9 Typical Characteristics 1	12	12.7 Glossary	31
8		9 13	Mechanical, Packaging, and Orderable Information	31
Cha				
•	Changed supply voltage values within Absolute Maximo			7
Cha	anges from Revision G (June 2015) to Revision H	um Ratings t		Page
Cha	Anges from Revision G (June 2015) to Revision H Added DRG package to OPA2172 device	um Ratings t		Page
Cha	Added DRG package to OPA2172 device	um Ratings t		Page 1
Cha	Anges from Revision G (June 2015) to Revision H Added DRG package to OPA2172 device	um Ratings t		Page 1 1
Cha	Anges from Revision G (June 2015) to Revision H Added DRG package to OPA2172 device Added WSON to last Features bullet Added OPA2172 WSON row to Device Information tab Added WSON-8 to OPA2172 row of Device Comparison	um Ratings t		Page 1 1 1
Cha	Anges from Revision G (June 2015) to Revision H Added DRG package to OPA2172 device	um Ratings t		Page 1 1 1 4 6
Cha	Anges from Revision G (June 2015) to Revision H Added DRG package to OPA2172 device Added WSON to last Features bullet Added OPA2172 WSON row to Device Information tab Added WSON-8 to OPA2172 row of Device Comparison	um Ratings t		Page 1 1 1 4 6
Cha	Anges from Revision G (June 2015) to Revision H Added DRG package to OPA2172 device	um Ratings t		Page 1 1 4 6 6
Cha	Anges from Revision G (June 2015) to Revision H Added DRG package to OPA2172 device	um Ratings t		Page 1 1 4 6 6
Cha	Anges from Revision G (June 2015) to Revision H Added DRG package to OPA2172 device	um Ratings t		Page 1 1 4 6 6 6
Cha	Anges from Revision G (June 2015) to Revision H Added DRG package to OPA2172 device	leun tableunctions table		Page 1 1 4 6 6 6
Cha	Anges from Revision G (June 2015) to Revision H Added DRG package to OPA2172 device	leun tableunctions table		Page 1 1 6 6 6 8 Page 9
Cha	Added DRG package to OPA2172 device	um Ratings to		Page 1 4 6 6 8 Page 9
Cha	Anges from Revision G (June 2015) to Revision H Added DRG package to OPA2172 device	um Ratings to	n Data	Page 1 4 6 6 8 Page 9 Page 1
Cha	Anges from Revision G (June 2015) to Revision H Added DRG package to OPA2172 device	le un table unctions table table vackages to Productio to Device Inf	n Dataormation table	Page 1 1 6 6 8 Page 9 Page 1 1
Cha	Added DRG package to OPA2172 device	leon table	n Data	Page 1 4 6 8 Page 9 Page 1 1 1
Cha	Anges from Revision G (June 2015) to Revision H Added DRG package to OPA2172 device	leon table	n Data	Page 1 4 6 8 Page 9 Page 1 1 1
Cha	Added DRG package to OPA2172 device	um Ratings to le	n Data	Page 1 4 6 8 Page 9 Page 1 1 1

CI	hanges from Revision D (September 2014) to Revision E	Page
•	Changed OPA2172 D package from product preview to production data	1
•	Changed Device Information table	
•	Changed Device Comparison table note (1) to show preview packages	4
•	Changed Handling Ratings table to ESD Ratings table	7
CI	hanges from Revision C (July 2014) to Revision D	Page
•	Changed low-noise features bullet value from 6 nV/√Hz to 7	
•	Changed MSOP to VSSOP in features bullet	
•	Added packages and new note 2 to Device Information table	
•	Changed OPAx172 voltage noise density from 6 nV/√Hz to 7 in <i>Device Family Comparison</i> table	
•	Changed OPA4172 package from DGK to PW in <i>Pin Functions</i> table	
•	Added OPA2172 Thermal Information table	
•	Changed input voltage noise value in <i>Electrical Characteristics</i> from 1.2 μV _{PP} to 2.5 μV _{PP}	
•	Changed input voltage noise density value at 100 Hz in <i>Electrical Characteristics</i> from 8.6 nV/√Hz to 12	
•	Changed input voltage noise density value at 1 kHz in <i>Electrical Characteristics</i> from 6 nV/\(\sqrt{Hz}\) to 7	
•	Changed voltage output swing values in the Electrical Characteristics	10
•	Changed Figure 13	13
•	Changed Figure 14	13
•	Added new note to Applications and Implementation section	25
CI	hanges from Revision B (May 2014) to Revision C Changed OPA4172 D package (SOIC-14) from product preview to production data	Page
•	Added OPA4172-D Thermal information	
•	Added Channel separation parameter to the Electrical Characteristics	
•	Added Channel Separation vs Frequency plot	
CI	hanges from Revision A (April 2014) to Revision B	Page
<u>•</u>	Changed DCK (SC70) package from product preview to production data	1
CI	hanges from Original (December 2013) to Revision A	Page
•	Changed document format to meet latest data sheet standards; added Handling Ratings Recommended Opera	tina
	Conditions, and Device and Documentation Support sections, and moved existing sections	
•	Changed DCK package pin names from IN+ and IN- to +IN and -IN, respectively	5
•	Changed DBV package from product preview to production data	<u>5</u>
•	Changed Figure 9	12
•	Added Functional Block Diagram section	19
•	Added Capacitive Load Drive Solution Using an Isolation Resistor section	25
•	Added Power-Supply Recommendations section	28
•	Changed Layout Guidelines section	29

5 Device Comparison

5.1 Device Comparison


DEVICE	PACKAGE
OPA172 (single)	SC70-5, SOT-23-5, SOIC-8
OPA2172 (dual)	SOIC-8, VSSOP-8, WSON-8
OPA4172 (quad)	SOIC-14, TSSOP-14

5.2 Device Family Comparison


DEVICE	QUIESCENT CURRENT (I _Q)	GAIN BANDWIDTH PRODUCT (GBP)	VOLTAGE NOISE DENSITY (e _n)
OPAx172	1600 μΑ	10 MHz	7 nV/√ Hz
OPAx171	475 μA	3.0 MHz	14 nV/√ Hz
OPAx170	110 µA	1.2 MHz	19 nV/√ Hz

6 Pin Configuration and Functions


DCK Package: OPA172 SC70-5 Top View



DBV Package: OPA172 SOT-23-5 Top View



D Package: OPA172 SOIC-8 Top View




(1) No internal connection.


Pin Functions: OPA172

	P						
		OPA172					
NAME	D (SOIC)	DBV (SOT)	DCK (SC70)	I/O	DESCRIPTION		
+IN	3	3	1	I	Noninverting input		
-IN	2	4	3	1	Inverting input		
NC	1, 5, 8	_	_	_	No internal connection		
OUT	6	1	4	0	Output		
V+	7	5	5	_	Positive (highest) power supply		
V-	4	2	2	_	Negative (lowest) power supply		


D and DGK Packages: OPA2172 SOIC-8 and VSSOP-8 Top View



DRG Package: OPA2172 WSON-8 Top View



D and PW Packages: OPA4172 SO-14 and TSSOP-14 Top View



Pin Functions: OPA2172 and OPA4172

	PI	IN					
	OPA	2172	OPA4172				
NAME	D (SOIC), DGK (VSSOP)	DRG (WSON)	D (SOIC), PW (TSSOP)	1/0	DESCRIPTION		
+IN A	3	1	3	I	Noninverting input, channel A		
+IN B	5	4	5	I	Noninverting input, channel B		
+IN C	_		10	I	Noninverting input, channel C		
+IN D	_	_	12	I	Noninverting input, channel D		
−IN A	2	8	2	1	Inverting input, channel A		
−IN B	6	5	6	1	Inverting input, channel B		
–IN C	_	_	9	I	Inverting input,,channel C		
–IN D	_	_	13	I	Inverting input, channel D		
OUT A	1	7	1	0	Output, channel A		
OUT B	7	6	7	0	Output, channel B		
OUT C	_	_	8	0	Output, channel C		
OUT D	_	_	14	0	Output, channel D		
V+	8	2	4	_	Positive (highest) power supply		
V-	4	3	11	_	Negative (lowest) power supply		

7 Specifications

7.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
Supply voltage, $[(V+) - (V-)]$			40	V	
Cinnal innut nina	Voltage (2)	Common-mode	(V-) - 0.5	(V+) + 0.5	\/
Signal input pins	voltage (=/	Differential (3)		±0.5	V
Signal input pins	Current			±10	mA
Output short circuit (4)			Continuou	S	
Operating temperature			-55	+150	°C
Junction temperature, T _J				+150	°C
Storage temperature, T _{stg}			-65	+150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) Transient conditions that exceed these voltage ratings must be current limited to 10 mA or less.
- (3) Refer to the *Electrical Overstress* section for more information.
- (4) Short-circuit to ground, one amplifier per package.

7.2 ESD Ratings

			VALUE	UNIT
\/	Clastractatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±4000	\/
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Supply voltage (V+ – V–)	4.5 (±2.25)	36 (±18)	٧
Specified temperature	-40	125	°C

7.4 Thermal Information: OPA172

	THERMAL METRIC ⁽¹⁾	D (SOIC)	D (SOIC) DBV (SOT-23) DCK (SC		
		8 PINS	5 PINS	5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	126.5	227.9	285.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case(top) thermal resistance	80.6	115.7	60.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	67.1	65.9	78.9	°C/W
ΨЈТ	Junction-to-top characterization parameter	31.0	10.7	0.8	°C/W
ΨЈВ	Junction-to-board characterization parameter	66.6	65.3	77.9	°C/W
$R_{\theta JC(bot)}$	Junction-to-case(bottom) thermal resistance	N/A	N/A	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC package Thermal Metrics application report.

7.5 Thermal Information: OPA2172

	THERMAL METRIC ⁽¹⁾	D (SOIC)	DGK (VSSOP)	DRG (WSON)	UNIT
		8 PINS	8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	116.1	158	63.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	69.8	48.6	63.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	56.6	78.7	36.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	22.5	3.9	1.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	56.1	77.3	36.6	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	6.3	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC package Thermal Metrics application report.

7.6 Thermal Information: OPA4172

		OPA	OPA4172				
	THERMAL METRIC ⁽¹⁾	D (SOIC)	PW (TSSOP)	UNIT			
		14 PINS	14 PINS				
$R_{\theta JA}$	Junction-to-ambient thermal resistance	82.7	111.1	°C/W			
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	42.3	40.8	°C/W			
$R_{\theta JB}$	Junction-to-board thermal resistance	37.3	54.1	°C/W			
ΨЈТ	Junction-to-top characterization parameter	8.9	3.8	°C/W			
ΨЈВ	Junction-to-board characterization parameter	37	53.3	°C/W			
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W			

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC package Thermal Metrics application report.

7.7 Electrical Characteristics

At T_A = +25°C, V_S = ±2.25 V to ±18 V, V_{CM} = V_{OUT} = V_S / 2, and R_L = 10 k Ω connected to V_S / 2 (unless otherwise noted)

,,	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT	
		IEST	CONDITIONS	IVIIIN	IIF	IVIAA	UNIT	
OFFSET V	OLTAGE							
V	Input offset voltage				±0.2	±1	mV	
Vos	input onset voltage	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$				±1.15	IIIV	
d\/ /dT	Drift	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	OPA172, OPA4172		±0.3	±1.5	μV/°C	
dV _{os} /dT	Dilli	1 _A = -40°C to +125°C	OPA2172			±1.8	μν/-C	
PSRR	vs power supply	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			±1	±3	μV/V	
	Channel separation, dc	At dc			5		μV/V	
INPUT BIA	S CURRENT							
					±8	±15	pA	
		$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$		±14				
I _B	Input bias current	T 40°C to 1405°C	OPA2172IDGK			.40	nA	
		$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	OPA41721PW			±18		
					±2	±15	pA	
Ios	Input offset current	T 40°C to 1405°C	OPA172, OPA4172			±1	- ^	
		$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$ OPA2172				±3	nA	
NOISE		·						
En	Input voltage noise	f = 0.1 Hz to 10 Hz			2.5		μV_{PP}	
	land other state density	f = 100 Hz		12			-14/15	
e _n	Input voltage noise density	f = 1 kHz	f = 1 kHz				nV/√ Hz	
i _n	Input current noise density	f = 1 kHz			1.6		fA/√ Hz	

Electrical Characteristics (continued)

 $\underline{\text{At T}_{\text{A}} = +25^{\circ}\text{C}, \ \text{V}_{\text{S}} = \pm 2.25 \ \text{V to } \pm 18 \ \text{V}, \ \text{V}_{\text{CM}} = \text{V}_{\text{OUT}} = \text{V}_{\text{S}} \ / \ 2, \ \text{and} \ \text{R}_{\text{L}} = 10 \ \text{k}\Omega \ \text{connected to V}_{\text{S}} \ / \ 2 \ \text{(unless otherwise noted)}}$

	PARAMETER	TEST CONDIT	TIONS	MIN	TYP	MAX	UNIT
INPUT VO	LTAGE						
V _{CM}	Common-mode voltage range ⁽¹⁾			(V-) - 0.1 V		(V+) - 2 V	V
OMPD	O	$V_S = \pm 2.25 \text{ V}, (V-) - 0.1 \text{ V} < V_{CM} < (V+)$ $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	90	104		-ID	
CMRR	Common-mode rejection ratio	$V_S = \pm 18 \text{ V}, (V-) - 0.1 \text{ V} < V_{CM} < (V+) - T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$	2 V,	110	120		dB
INPUT IMI	PEDANCE	•					
	Differential				100 4		MΩ pF
	Common-mode				6 4		10 ¹³ Ω pF
OPEN-LO	OP GAIN			<u> </u>			
		(V-) + 0.35 V < V _O < (V+) - 0.35 V, R _L =	OPA172, OPA4172	110	130		
		$(V_A) + 0.33 V + V_B + (V_A) = 0.33 V, N_L = 10 kΩ, T_A = -40°C to +125°C$	OPA2172	107	115		
A _{OL}	Open-loop voltage gain	(V=) + 0.5 V < V ₀ < (V+) = 0.5 V	OPA172, OPA4172		116		dB
		$(V-) + 0.5 V < V_0 < (V+) - 0.5 V,$ $R_L = 2 k\Omega, T_A = -40^{\circ}C to +125^{\circ}C$	OPA2172		107		
FREQUEN	ICY RESPONSE						
GBP	Gain bandwidth product				10		MHz
SR	Slew rate	G = +1			10		V/µs
		To 0.1%, V _S = ±18 V, G = +1, 10-V step		2		-	
t _S Settling time		To 0.01% (12 bit), $V_S = \pm 18 \text{ V}$, $G = +1$, 1	0-V step		3.2		μs
	Overload recovery time	V _{IN} × Gain > V _S			200		ns
THD+N	Total harmonic distortion + noise	$V_S = +36 \text{ V}, G = +1, f = 1 \text{ kHz}, V_O = 3.5$	V _{RMS}		0.00005%		
OUTPUT				<u>'</u>			
			$R_L = 10 \text{ k}\Omega$		70	90	
		V _S = +36 V	$R_L = 2 \text{ k}\Omega$		330	400	
		V _S = +36 V,	$R_L = 10 \text{ k}\Omega$		95	120	
.,		$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	$R_L = 2 k\Omega$		470	530	
Vo	Voltage output swing from rail	V 4.5V	$R_L = 10 \text{ k}\Omega$		10	20	mV
		V _S = +4.5V	$R_L = 2 k\Omega$		40	50	
		V _S = +4.5 V,	$R_L = 10 \text{ k}\Omega$		10	25	
		$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	$R_L = 2 k\Omega$		55	70	
I _{sc}	Short-circuit current		•		±75		mA
C _{LOAD}	Capacitive load drive			See Typic	cal Characteri	istics	pF
Z _O	Open-loop output impedance	f = 1 MHz, I _O = 0 A			60		Ω
POWER S	UPPLY						
Vs	Specified voltage range			+4.5		+36	V
	Quicecent ourrent per or allifer	I _O = 0 A			1.6	1.8	m A
lα	Quiescent current per amplifier	$I_{O} = 0 \text{ A}, T_{A} = -40^{\circ}\text{C to } +125^{\circ}\text{C}$				2	mA
TEMPERA	TURE			•		'	
	Specified range			-40		+125	°C

⁽¹⁾ The input range can be extended beyond (V+) – 2 V up to (V+) + 0.1 V. For additional information, see the *Typical Characteristics* and *Application Information* sections.


7.8 Typical Characteristics: Table of Graphs


Table 1. List of Typical Characteristics


Offset Voltage Production Distribution Offset Voltage Drift Distribution Offset Voltage Drift Distribution Figure 2 Offset Voltage vs Temperature (V _S = ±18 V) Figure 3 Offset Voltage vs Common-Mode Voltage (V _S = ±18 V) Figure 4 Offset Voltage vs Common-Mode Voltage (Upper Stage) Figure 5 Offset Voltage vs Common-Mode Voltage (Upper Stage) Figure 6 I ₈ vs Common-Mode Voltage (Upper Stage) Figure 7 Input Bias Current vs Temperature Figure 8 Output Voltage Swing vs Output Current (Maximum Supply) Figure 8 Output Voltage Swing vs Output Current (Maximum Supply) Figure 10 CMRR and PSRR vs Frequency (Referred-to Input) Figure 10 CMRR vs Temperature Figure 11 FSRR vs Temperature Figure 12 0.1-Hz to 10-Hz Noise Input Voltage Noise Spectral Density vs Frequency Figure 14 THD+N vs Output Amplitude Figure 15 THD+N vs Output Amplitude Figure 16 Guiescent Current vs Temperature Figure 17 Quiescent Current vs Supply Voltage Figure 18 Open-Loop Gain and Phase vs Frequency Figure 20 Open-Loop Gain vs Temperature Figure 21 Open-Loop Cain vs Temperature Figure 22 Small-Signal Step Response (10 mV) Figure 23, Figure 24 Positive Overload Recovery Figure 25, Figure 26 Negative Overload Recovery Figure 27, Figure 28 Small-Signal Step Response (10 mV) Figure 29, Figure 30 Small-Signal Step Response (10 mV) Figure 23, Figure 34 Large-Signal Step Response (10 mV) Figure 23, Figure 35 Large-Signal Stetting Time (10-V Positive Step) Figure 35 Large-Signal Stetting Time (10-V Positive Step) Figure 37 Short-Circuit Current vs Temperature Figure 41	DESCRIPTION	FIGURE
Offset Voltage vs Temperature (V _S = ±18 V) Offset Voltage vs Common-Mode Voltage (U _S = ±18 V) Offset Voltage vs Common-Mode Voltage (Upper Stage) Offset Voltage vs Common-Mode Voltage (Upper Stage) Figure 5 Offset Voltage vs Common-Mode Voltage I _g vs Common-Mode Voltage Figure 7 Input Bias Current vs Temperature Output Voltage Swing vs Output Current (Maximum Supply) CMRR and PSRR vs Frequency (Referred-to Input) CMRR vs Temperature Figure 10 CMRR vs Temperature Figure 11 PSRR vs Temperature Figure 12 0.1-Hz to 10-Hz Noise Input Voltage Noise Spectral Density vs Frequency Figure 13 Input Voltage Noise Spectral Density vs Frequency Figure 16 THD+N Ratio vs Frequency Figure 16 Quiescent Current vs Temperature Quiescent Current vs Supply Voltage Figure 17 Quiescent Current vs Supply Voltage Figure 18 Open-Loop Gain and Phase vs Frequency Figure 19 Closed-Loop Gain vs Frequency Figure 20 Open-Loop Gain vs Temperature Figure 21 Open-Loop Open Untul Impedance vs Frequency Figure 22 Small-Signal Overshoot vs Capacitive Load (100-mV Output Step) Figure 25, Figure 26 Negative Overload Recovery Figure 27, Figure 28 Small-Signal Step Response (10 mV) Figure 29, Figure 20 Small-Signal Step Response (10 mV) Figure 29, Figure 30 Figure 31, Figure 32 Large-Signal Stetting Time (10-V Negative Step) Figure 37 Short-Circuit Current vs Temperature Figure 37 Short-Circuit Current vs Temperature Figure 39 EMIRR vs Frequency Figure 39 EMIRR vs Frequency Figure 39	Offset Voltage Production Distribution	Figure 1
Offset Voltage vs Common-Mode Voltage (Upper Stage) Offset Voltage vs Common-Mode Voltage (Upper Stage) Offset Voltage vs Power Supply I _g vs Common-Mode Voltage I _g vs Common-Mode Voltage I _g vs Common-Mode Voltage Figure 7 Input Bias Current vs Temperature Output Voltage Swing vs Output Current (Maximum Supply) CMRR and PSRR vs Frequency (Referred-to Input) Figure 10 CMRR vs Temperature Figure 11 PSRR vs Temperature Figure 12 0.1-Hz to 10-Hz Noise Input Voltage Noise Spectral Density vs Frequency Figure 13 Input Voltage Noise Spectral Density vs Frequency Figure 14 THD+N Ratio vs Frequency Figure 15 THD+N vs Output Amplitude Quiescent Current vs Temperature Quiescent Current vs Temperature Figure 16 Quiescent Current vs Supply Voltage Figure 18 Open-Loop Gain and Phase vs Frequency Figure 20 Open-Loop Gain vs Frequency Figure 21 Open-Loop Output Impedance vs Frequency Figure 22 Small-Signal Overshoot vs Capacitive Load (100-mV Output Step) Figure 27, Figure 28 Small-Signal Step Response (100 mV) Figure 27, Figure 28 Small-Signal Step Response (100 mV) Figure 27, Figure 28 Figure 31, Figure 32 Large-Signal Settling Time (10-V Negative Step) No Phase Reversal Maximum Output Voltage vs Frequency Figure 37 Short-Circuit Current vs Temperature Figure 39 EMIR vs Frequency Figure 30	Offset Voltage Drift Distribution	Figure 2
Offset Voltage vs Common-Mode Voltage (Upper Stage) Offset Voltage vs Power Supply Figure 6 Is vs Common-Mode Voltage Figure 7 Input Bias Current vs Temperature Output Voltage Swing vs Output Current (Maximum Supply) CMRR and PSRR vs Frequency (Referred-to Input) CMRR vs Temperature Figure 10 CMRR vs Temperature Figure 11 PSRR vs Temperature Figure 12 0.1-Hz to 10-Hz Noise Input Voltage Noise Spectral Density vs Frequency Figure 13 Input Voltage Noise Spectral Density vs Frequency Figure 15 THD+N Ratio vs Frequency Figure 16 Quiescent Current vs Temperature Quiescent Current vs Supply Voltage Figure 17 Quiescent Current vs Supply Voltage Figure 18 Open-Loop Gain and Phase vs Frequency Figure 9 Closed-Loop Gain vs Frequency Figure 20 Open-Loop Gain vs Frequency Figure 21 Open-Loop Output Impedance vs Frequency Figure 22 Small-Signal Overshoot vs Capacitive Load (100-mV Output Step) Figure 23, Figure 24 Positive Overload Recovery Figure 27, Figure 28 Small-Signal Step Response (10 mV) Figure 29, Figure 30 Small-Signal Step Response (10 mV) Figure 31, Figure 32 Large-Signal Settling Time (10-V Positive Step) Figure 35 Large-Signal Settling Time (10-V Positive Step) Figure 36 Maximum Output Voltage vs Frequency Figure 37 Shot-Circuit Current vs Temperature Figure 39 EMIRR vs Frequency	Offset Voltage vs Temperature (V _S = ±18 V)	Figure 3
Offset Voltage vs Power Supply Figure 6	Offset Voltage vs Common-Mode Voltage (V _S = ±18 V)	Figure 4
Ilgus Common-Mode Voltage Figure 7 Input Bias Current vs Temperature Figure 8 Output Voltage Swing vs Output Current (Maximum Supply) Figure 9 CMRR and PSRR vs Frequency (Referred-to Input) Figure 10 CMRR vs Temperature Figure 11 PSRR vs Temperature Figure 12 0.1-Hz to 10-Hz Noise Figure 13 Input Voltage Noise Spectral Density vs Frequency Figure 14 THD+N Ratio vs Frequency Figure 15 THD+N vs Output Amplitude Guiescent Current vs Temperature Figure 17 Quiescent Current vs Supply Voltage Figure 18 Open-Loop Gain and Phase vs Frequency Figure 19 Closed-Loop Gain vs Temperature Figure 20 Open-Loop Gain vs Temperature Figure 21 Open-Loop Output Impedance vs Frequency Figure 22 Small-Signal Overshoot vs Capacitive Load (100-mV Output Step) Small-Signal Step Response (10 mV) Figure 27, Figure 28 Small-Signal Step Response (10 mV) Figure 31, Figure 32 Large-Signal Stet Response (10 V) Figure 33, Figure 34 Large-Signal Settling Time (10-V Negative Step) Figure 37 Short-Circuit Current vs Temperature Figure 39 EMIRR vs Frequency Figure 39	Offset Voltage vs Common-Mode Voltage (Upper Stage)	Figure 5
Input Bias Current vs Temperature Output Voltage Swing vs Output Current (Maximum Supply) CMRR and PSRR vs Frequency (Referred-to Input) Figure 10 CMRR vs Temperature PSRR vs Temperature PSRR vs Temperature PSRR vs Temperature Figure 12 0.1-Hz to 10-Hz Noise Input Voltage Noise Spectral Density vs Frequency Figure 14 THD+N Ratio vs Frequency Figure 15 THD+N vs Output Amplitude Quiescent Current vs Temperature Figure 17 Quiescent Current vs Supply Voltage Figure 18 Open-Loop Gain and Phase vs Frequency Figure 20 Open-Loop Gain vs Temperature Open-Loop Gain vs Temperature Figure 21 Open-Loop Output Impedance vs Frequency Figure 22 Small-Signal Overshoot vs Capacitive Load (100-mV Output Step) Figure 23, Figure 24 Positive Overload Recovery Figure 25, Figure 26 Small-Signal Step Response (10 mV) Figure 27, Figure 28 Small-Signal Step Response (10 mV) Figure 31, Figure 32 Large-Signal Settling Time (10-V Negative Step) Figure 36 No Phase Reversal Figure 37 Short-Circuit Current vs Temperature Figure 39 EMIRR vs Frequency Figure 39 EMIRR vs Frequency Figure 39 EMIRR vs Frequency Figure 40	Offset Voltage vs Power Supply	Figure 6
Output Voltage Swing vs Output Current (Maximum Supply) CMRR and PSRR vs Frequency (Referred-to Input) CMRR vs Temperature PSRR vs Temperature O.1-Hz to 10-Hz Noise Input Voltage Noise Spectral Density vs Frequency Figure 15 THD+N Ratio vs Frequency Figure 15 THD+N vs Output Amplitude Quiescent Current vs Temperature Closed-Loop Gain vs Frequency Figure 19 Closed-Loop Gain vs Frequency Figure 20 Open-Loop Output Impedance vs Frequency Figure 21 Open-Loop Output Impedance vs Frequency Figure 22 Small-Signal Overshoot vs Capacitive Load (100-mV Output Step) Positive Overload Recovery Small-Signal Step Response (10 mV) Figure 35, Figure 36 Negative Stepling Time (10-V Negative Step) Figure 36 No Phase Reversal Maximum Output Voltage vs Frequency Figure 37 Figure 37 Figure 38 Maximum Output Voltage vs Frequency Figure 38 Maximum Output Voltage vs Frequency Figure 39 EMIRR vs Frequency	I _B vs Common-Mode Voltage	Figure 7
CMRR and PSRR vs Frequency (Referred-to Input) CMRR vs Temperature Figure 11 PSRR vs Temperature D.1-Hz to 10-Hz Noise Input Voltage Noise Spectral Density vs Frequency THD+N Ratio vs Frequency Figure 15 THD+N vs Output Amplitude Quiescent Current vs Temperature Closed-Loop Gain and Phase vs Frequency Figure 19 Closed-Loop Gain vs Temperature Closed-Loop Gain vs Temperature Popen-Loop Guin vs Temperature Figure 21 Open-Loop Output Impedance vs Frequency Figure 22 Small-Signal Overshoot vs Capacitive Load (100-mV Output Step) Positive Overload Recovery Figure 28, Figure 28 Small-Signal Step Response (10 mV) Figure 31, Figure 32 Large-Signal Stet Response (10 on W) Figure 35 Large-Signal Settling Time (10-V Negative Step) No Phase Reversal Maximum Output Voltage vs Frequency Figure 36 Maximum Output Voltage vs Frequency Figure 37 Figure 38 Maximum Output Voltage vs Frequency Figure 39 EMIR vs Frequency Figure 39 EMIR vs Frequency	Input Bias Current vs Temperature	Figure 8
CMRR vs Temperature PSRR vs Tequency PSR vs Tequenc	Output Voltage Swing vs Output Current (Maximum Supply)	Figure 9
PSRR vs Temperature 0.1-Hz to 10-Hz Noise Figure 13 Input Voltage Noise Spectral Density vs Frequency Figure 14 THD+N Ratio vs Frequency Figure 15 THD+N vs Output Amplitude Figure 16 Quiescent Current vs Temperature Figure 17 Quiescent Current vs Supply Voltage Figure 18 Open-Loop Gain and Phase vs Frequency Figure 20 Open-Loop Gain vs Temperature Figure 21 Open-Loop Gain vs Temperature Figure 22 Small-Signal Overshoot vs Capacitive Load (100-mV Output Step) Figure 23, Figure 24 Positive Overload Recovery Figure 25, Figure 26 Negative Overload Recovery Figure 27, Figure 28 Small-Signal Step Response (10 mV) Figure 31, Figure 32 Large-Signal Step Response (10 W) Figure 33, Figure 34 Large-Signal Stetling Time (10-V Positive Step) Figure 35 Large-Signal Settling Time (10-V Positive Step) Figure 37 Short-Circuit Current vs Temperature Figure 39 EMIRR vs Frequency	CMRR and PSRR vs Frequency (Referred-to Input)	Figure 10
0.1-Hz to 10-Hz Noise Figure 13 Input Voltage Noise Spectral Density vs Frequency Figure 14 THD+N Ratio vs Frequency Figure 15 THD+N vs Output Amplitude Figure 16 Quiescent Current vs Temperature Figure 17 Quiescent Current vs Supply Voltage Figure 18 Open-Loop Gain and Phase vs Frequency Figure 19 Closed-Loop Gain vs Temperature Figure 20 Open-Loop Gain vs Temperature Figure 21 Open-Loop Output Impedance vs Frequency Figure 22 Small-Signal Overshoot vs Capacitive Load (100-mV Output Step) Figure 23, Figure 24 Positive Overload Recovery Figure 25, Figure 26 Negative Overload Recovery Figure 27, Figure 28 Small-Signal Step Response (10 mV) Figure 29, Figure 30 Small-Signal Step Response (100 mV) Figure 31, Figure 32 Large-Signal Stetling Time (10-V Positive Step) Figure 35 Large-Signal Settling Time (10-V Negative Step) Figure 37 Short-Circuit Current vs Temperature Figure 39 EMIRR vs Frequency Figure 39 EMIRR vs Frequency Figure 39	CMRR vs Temperature	Figure 11
Input Voltage Noise Spectral Density vs Frequency Figure 15 THD+N Ratio vs Frequency Figure 15 THD+N vs Output Amplitude Quiescent Current vs Temperature Figure 17 Quiescent Current vs Supply Voltage Figure 18 Open-Loop Gain and Phase vs Frequency Figure 20 Closed-Loop Gain vs Frequency Open-Loop Gain vs Temperature Figure 21 Open-Loop Output Impedance vs Frequency Figure 22 Small-Signal Overshoot vs Capacitive Load (100-mV Output Step) Positive Overload Recovery Figure 25, Figure 26 Negative Overload Recovery Figure 27, Figure 28 Small-Signal Step Response (10 mV) Figure 29, Figure 30 Small-Signal Step Response (10 mV) Figure 31, Figure 32 Large-Signal Step Response (1 V) Figure 35 Large-Signal Settling Time (10-V Positive Step) Figure 37 Short-Circuit Current vs Temperature Figure 39 EMIRR vs Frequency Figure 39 EMIRR vs Frequency	PSRR vs Temperature	Figure 12
THD+N Ratio vs Frequency THD+N vs Output Amplitude Figure 16 Quiescent Current vs Temperature Quiescent Current vs Supply Voltage Figure 17 Quiescent Current vs Supply Voltage Figure 18 Open-Loop Gain and Phase vs Frequency Figure 19 Closed-Loop Gain vs Frequency Figure 20 Open-Loop Gain vs Temperature Figure 21 Open-Loop Output Impedance vs Frequency Figure 22 Small-Signal Overshoot vs Capacitive Load (100-mV Output Step) Figure 25, Figure 26 Negative Overload Recovery Figure 27, Figure 28 Small-Signal Step Response (10 mV) Figure 29, Figure 30 Small-Signal Step Response (100 mV) Figure 31, Figure 32 Large-Signal Step Response (1 V) Figure 33, Figure 34 Large-Signal Settling Time (10-V Positive Step) Figure 35 Large-Signal Settling Time (10-V Negative Step) Figure 37 Short-Circuit Current vs Temperature Figure 39 EMIRR vs Frequency Figure 40	0.1-Hz to 10-Hz Noise	Figure 13
THD+N vs Output Amplitude Quiescent Current vs Temperature Quiescent Current vs Supply Voltage Figure 18 Open-Loop Gain and Phase vs Frequency Figure 19 Closed-Loop Gain vs Frequency Figure 20 Open-Loop Output Impedance vs Frequency Figure 21 Open-Loop Output Impedance vs Frequency Figure 22 Small-Signal Overshoot vs Capacitive Load (100-mV Output Step) Figure 23, Figure 24 Positive Overload Recovery Figure 25, Figure 26 Negative Overload Recovery Figure 27, Figure 28 Small-Signal Step Response (10 mV) Figure 29, Figure 30 Small-Signal Step Response (100 mV) Figure 31, Figure 32 Large-Signal Stetling Time (10-V Positive Step) Figure 35 Large-Signal Settling Time (10-V Negative Step) Figure 36 No Phase Reversal Figure 37 Short-Circuit Current vs Temperature Figure 39 EMIRR vs Frequency Figure 40	Input Voltage Noise Spectral Density vs Frequency	Figure 14
Quiescent Current vs Temperature Quiescent Current vs Supply Voltage Figure 18 Open-Loop Gain and Phase vs Frequency Closed-Loop Gain vs Temperature Open-Loop Gain vs Temperature Open-Loop Output Impedance vs Frequency Figure 22 Small-Signal Overshoot vs Capacitive Load (100-mV Output Step) Positive Overload Recovery Figure 25, Figure 26 Negative Overload Recovery Figure 27, Figure 28 Small-Signal Step Response (10 mV) Figure 29, Figure 30 Small-Signal Step Response (100 mV) Figure 31, Figure 32 Large-Signal Settling Time (10-V Positive Step) Figure 35 Large-Signal Settling Time (10-V Negative Step) Figure 37 Short-Circuit Current vs Temperature Figure 39 EMIRR vs Frequency Figure 40	THD+N Ratio vs Frequency	Figure 15
Quiescent Current vs Supply Voltage Open-Loop Gain and Phase vs Frequency Closed-Loop Gain vs Frequency Open-Loop Gain vs Frequency Open-Loop Gain vs Frequency Figure 20 Open-Loop Output Impedance vs Frequency Figure 22 Small-Signal Overshoot vs Capacitive Load (100-mV Output Step) Positive Overload Recovery Figure 25, Figure 26 Negative Overload Recovery Figure 27, Figure 28 Small-Signal Step Response (10 mV) Figure 29, Figure 30 Small-Signal Step Response (100 mV) Figure 31, Figure 32 Large-Signal Step Response (1 V) Figure 33, Figure 34 Large-Signal Settling Time (10-V Positive Step) Figure 36 No Phase Reversal Figure 37 Short-Circuit Current vs Temperature Figure 39 EMIRR vs Frequency Figure 40	THD+N vs Output Amplitude	Figure 16
Open-Loop Gain and Phase vs Frequency Closed-Loop Gain vs Frequency Open-Loop Gain vs Temperature Open-Loop Output Impedance vs Frequency Figure 22 Small-Signal Overshoot vs Capacitive Load (100-mV Output Step) Figure 23, Figure 24 Positive Overload Recovery Figure 25, Figure 26 Negative Overload Recovery Figure 27, Figure 28 Small-Signal Step Response (10 mV) Figure 29, Figure 30 Small-Signal Step Response (100 mV) Figure 31, Figure 32 Large-Signal Step Response (1 V) Figure 33, Figure 34 Large-Signal Settling Time (10-V Positive Step) Figure 36 No Phase Reversal Figure 37 Short-Circuit Current vs Temperature Figure 39 EMIRR vs Frequency Figure 40	Quiescent Current vs Temperature	Figure 17
Closed-Loop Gain vs Frequency Open-Loop Gain vs Temperature Open-Loop Output Impedance vs Frequency Figure 22 Small-Signal Overshoot vs Capacitive Load (100-mV Output Step) Figure 23, Figure 24 Positive Overload Recovery Figure 25, Figure 26 Negative Overload Recovery Figure 27, Figure 28 Small-Signal Step Response (10 mV) Figure 29, Figure 30 Small-Signal Step Response (100 mV) Figure 31, Figure 32 Large-Signal Step Response (1 V) Figure 33, Figure 34 Large-Signal Settling Time (10-V Positive Step) Figure 35 Large-Signal Settling Time (10-V Negative Step) Figure 37 Short-Circuit Current vs Temperature Figure 38 Maximum Output Voltage vs Frequency Figure 39 EMIRR vs Frequency Figure 40	Quiescent Current vs Supply Voltage	Figure 18
Open-Loop Gain vs Temperature Open-Loop Output Impedance vs Frequency Figure 22 Small-Signal Overshoot vs Capacitive Load (100-mV Output Step) Figure 23, Figure 24 Positive Overload Recovery Figure 25, Figure 26 Negative Overload Recovery Figure 27, Figure 28 Small-Signal Step Response (10 mV) Figure 29, Figure 30 Small-Signal Step Response (100 mV) Figure 31, Figure 32 Large-Signal Step Response (1 V) Figure 33, Figure 34 Large-Signal Settling Time (10-V Positive Step) Figure 35 Large-Signal Settling Time (10-V Negative Step) Figure 36 No Phase Reversal Figure 37 Short-Circuit Current vs Temperature Figure 38 Maximum Output Voltage vs Frequency Figure 39 EMIRR vs Frequency Figure 40	Open-Loop Gain and Phase vs Frequency	Figure 19
Open-Loop Output Impedance vs Frequency Small-Signal Overshoot vs Capacitive Load (100-mV Output Step) Figure 23, Figure 24 Positive Overload Recovery Figure 25, Figure 26 Negative Overload Recovery Figure 27, Figure 28 Small-Signal Step Response (10 mV) Figure 29, Figure 30 Small-Signal Step Response (100 mV) Figure 31, Figure 32 Large-Signal Step Response (1 V) Figure 33, Figure 34 Large-Signal Settling Time (10-V Positive Step) Figure 35 Large-Signal Settling Time (10-V Negative Step) Figure 36 No Phase Reversal Figure 37 Short-Circuit Current vs Temperature Figure 38 Maximum Output Voltage vs Frequency Figure 40	Closed-Loop Gain vs Frequency	Figure 20
Small-Signal Overshoot vs Capacitive Load (100-mV Output Step) Positive Overload Recovery Rigure 25, Figure 26 Negative Overload Recovery Figure 27, Figure 28 Small-Signal Step Response (10 mV) Figure 29, Figure 30 Small-Signal Step Response (100 mV) Figure 31, Figure 32 Large-Signal Step Response (1 V) Figure 33, Figure 34 Large-Signal Settling Time (10-V Positive Step) Figure 35 Large-Signal Settling Time (10-V Negative Step) Figure 36 No Phase Reversal Figure 37 Short-Circuit Current vs Temperature Figure 38 Maximum Output Voltage vs Frequency Figure 39 EMIRR vs Frequency Figure 40	Open-Loop Gain vs Temperature	Figure 21
Positive Overload Recovery Rigure 25, Figure 26 Negative Overload Recovery Figure 27, Figure 28 Small-Signal Step Response (10 mV) Figure 29, Figure 30 Small-Signal Step Response (100 mV) Figure 31, Figure 32 Large-Signal Step Response (1 V) Figure 33, Figure 34 Large-Signal Settling Time (10-V Positive Step) Figure 35 Large-Signal Settling Time (10-V Negative Step) Figure 36 No Phase Reversal Figure 37 Short-Circuit Current vs Temperature Figure 38 Maximum Output Voltage vs Frequency Figure 39 EMIRR vs Frequency Figure 40	Open-Loop Output Impedance vs Frequency	Figure 22
Negative Overload Recovery Small-Signal Step Response (10 mV) Small-Signal Step Response (100 mV) Figure 29, Figure 30 Small-Signal Step Response (100 mV) Figure 31, Figure 32 Large-Signal Step Response (1 V) Figure 33, Figure 34 Large-Signal Settling Time (10-V Positive Step) Figure 35 Large-Signal Settling Time (10-V Negative Step) Figure 36 No Phase Reversal Figure 37 Short-Circuit Current vs Temperature Figure 38 Maximum Output Voltage vs Frequency Figure 39 EMIRR vs Frequency Figure 40	Small-Signal Overshoot vs Capacitive Load (100-mV Output Step)	Figure 23, Figure 24
Small-Signal Step Response (10 mV) Small-Signal Step Response (100 mV) Figure 29, Figure 30 Small-Signal Step Response (100 mV) Figure 31, Figure 32 Large-Signal Step Response (1 V) Figure 33, Figure 34 Large-Signal Settling Time (10-V Positive Step) Figure 35 Large-Signal Settling Time (10-V Negative Step) Figure 36 No Phase Reversal Figure 37 Short-Circuit Current vs Temperature Figure 38 Maximum Output Voltage vs Frequency Figure 39 EMIRR vs Frequency Figure 40	Positive Overload Recovery	Figure 25, Figure 26
Small-Signal Step Response (100 mV) Large-Signal Step Response (1 V) Figure 31, Figure 32 Large-Signal Settling Time (10-V Positive Step) Figure 35 Large-Signal Settling Time (10-V Negative Step) Figure 36 No Phase Reversal Figure 37 Short-Circuit Current vs Temperature Figure 38 Maximum Output Voltage vs Frequency Figure 39 EMIRR vs Frequency Figure 40	Negative Overload Recovery	Figure 27, Figure 28
Large-Signal Step Response (1 V) Figure 33, Figure 34 Large-Signal Settling Time (10-V Positive Step) Figure 35 Large-Signal Settling Time (10-V Negative Step) Figure 36 No Phase Reversal Figure 37 Short-Circuit Current vs Temperature Figure 38 Maximum Output Voltage vs Frequency Figure 39 EMIRR vs Frequency Figure 40	Small-Signal Step Response (10 mV)	Figure 29, Figure 30
Large-Signal Settling Time (10-V Positive Step) Large-Signal Settling Time (10-V Negative Step) Figure 35 No Phase Reversal Short-Circuit Current vs Temperature Maximum Output Voltage vs Frequency Figure 39 EMIRR vs Frequency Figure 40	Small-Signal Step Response (100 mV)	Figure 31, Figure 32
Large-Signal Settling Time (10-V Negative Step) No Phase Reversal Short-Circuit Current vs Temperature Maximum Output Voltage vs Frequency EMIRR vs Frequency Figure 36 Figure 37 Figure 38 Figure 39 Figure 39	Large-Signal Step Response (1 V)	Figure 33, Figure 34
No Phase Reversal Short-Circuit Current vs Temperature Figure 37 Short-Circuit Current vs Temperature Figure 38 Maximum Output Voltage vs Frequency Figure 39 EMIRR vs Frequency Figure 40	Large-Signal Settling Time (10-V Positive Step)	Figure 35
Short-Circuit Current vs Temperature Figure 38 Maximum Output Voltage vs Frequency Figure 39 EMIRR vs Frequency Figure 40	Large-Signal Settling Time (10-V Negative Step)	Figure 36
Maximum Output Voltage vs Frequency Figure 39 EMIRR vs Frequency Figure 40	No Phase Reversal	Figure 37
EMIRR vs Frequency Figure 40	Short-Circuit Current vs Temperature	Figure 38
	Maximum Output Voltage vs Frequency	Figure 39
Channel Separation vs Frequency Figure 41	EMIRR vs Frequency	Figure 40
	Channel Separation vs Frequency	Figure 41

7.9 Typical Characteristics


At V_S = ±18 V, V_{CM} = V_S / 2, R_{LOAD} = 10 k Ω connected to V_S / 2, and C_L = 100 pF, unless otherwise noted.








At $V_S = \pm 18$ V, $V_{CM} = V_S / 2$, $R_{LOAD} = 10$ k Ω connected to $V_S / 2$, and $C_L = 100$ pF, unless otherwise noted.



At $V_S = \pm 18$ V, $V_{CM} = V_S / 2$, $R_{LOAD} = 10$ k Ω connected to $V_S / 2$, and $C_L = 100$ pF, unless otherwise noted.







Figure 19. Open-Loop Gain and Phase vs Frequency

Figure 20. Closed-Loop Gain vs Frequency







Figure 21. Open-Loop Gain vs Temperature

Figure 22. Open-Loop Output Impedance vs Frequency








Figure 23. Small-Signal Overshoot vs Capacitive Load (100-mV Output Step)

Figure 24. Small-Signal Overshoot vs Capacitive Load (100-mV Output Step)


At V_S = ±18 V, V_{CM} = V_S / 2, R_{LOAD} = 10 k Ω connected to V_S / 2, and C_L = 100 pF, unless otherwise noted.









Time (200 ns/div)





Time (500 ns/div)







Figure 35. Large-Signal Settling Time (10-V Positive Step)

Figure 36. Large-Signal Settling Time (10-V Negative Step)

At V_S = ±18 V, V_{CM} = V_S / 2, R_{LOAD} = 10 k Ω connected to V_S / 2, and C_L = 100 pF, unless otherwise noted.







Figure 37. No Phase Reversal

Figure 38. Short-Circuit Current vs Temperature






Figure 39. Maximum Output Voltage vs Frequency

Figure 40. EMIRR vs Frequency




Figure 41. Channel Separation vs Frequency


8 Detailed Description

8.1 Overview

The OPAx172 family of operational amplifiers provide high overall performance, making them ideal for many general-purpose applications. The excellent offset drift of only 1.5 μ V/°C (max) provides excellent stability over the entire temperature range. In addition, the device offers very good overall performance with high CMRR, PSRR, A_{OL}, and superior THD.

The *Functional Block Diagram* section shows the simplified diagram of the OPA172 design. The design topology is a highly-optimized, three-stage amplifier with an active-feedforward gain stage.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 EMI Rejection

The OPAx172 uses integrated electromagnetic interference (EMI) filtering to reduce the effects of EMI from sources such as wireless communications and densely-populated boards with a mix of analog signal chain and digital components. EMI immunity can be improved with circuit design techniques; the OPAx172 benefits from these design improvements. Texas Instruments has developed the ability to accurately measure and quantify the immunity of an operational amplifier over a broad frequency spectrum extending from 10 MHz to 6 GHz. Figure 42 shows the results of this testing on the OPAx172. Table 2 shows the EMIRR IN+ values for the OPAx172 at particular frequencies commonly encountered in real-world applications. Applications listed in Table 2 can be centered on or operated near the particular frequency shown. Detailed information can also be found in Application Report SBOA128, EMI Rejection Ratio of Operational Amplifiers, available for download from www.ti.com.




Figure 42. EMIRR Testing

Table 2. OPAx172 EMIRR IN+ for Frequencies of Interest

FREQUENCY	APPLICATION OR ALLOCATION	EMIRR IN+
400 MHz	Mobile radio, mobile satellite, space operation, weather, radar, ultrahigh frequency (UHF) applications	47.6 dB
900 MHz	Global system for mobile communications (GSM) applications, radio communication, navigation, GPS (to 1.6 GHz), GSM, aeronautical mobile, UHF applications	58.5 dB
1.8 GHz	GSM applications, mobile personal communications, broadband, satellite, L-band (1 GHz to 2 GHz)	68 dB
2.4 GHz	802.11b, 802.11g, 802.11n, Bluetooth®, mobile personal communications, industrial, scientific and medical (ISM) radio band, amateur radio and satellite, S-band (2 GHz to 4 GHz)	69.2 dB
3.6 GHz	Radiolocation, aero communication and navigation, satellite, mobile, S-band	82.9 dB
5.0 GHz	802.11a, 802.11n, aero communication and navigation, mobile communication, space and satellite operation, C-band (4 GHz to 8 GHz)	114 dB

8.3.2 Phase-Reversal Protection

The OPAx172 family has internal phase-reversal protection. Many op amps exhibit a phase reversal when the input is driven beyond the linear common-mode range. This condition is most often encountered in noninverting circuits when the input is driven beyond the specified common-mode voltage range, causing the output to reverse into the opposite rail. The input of the OPAx172 prevents phase reversal with excessive common-mode voltage. Instead, the appropriate rail limits the output voltage. This performance is shown in Figure 43.





Figure 43. No Phase Reversal

8.3.3 Capacitive Load and Stability

The dynamic characteristics of the OPAx172 are optimized for commonly-used operating conditions. The combination of low closed-loop gain and high capacitive loads decreases the phase margin of the amplifier and may lead to gain peaking or oscillations. As a result, heavier capacitive loads must be isolated from the output. The simplest way to achieve this isolation is to add a small resistor (for example, $R_{OUT} = 50~\Omega$) in series with the output. Figure 44 and Figure 45 show graphs of small-signal overshoot versus capacitive load for several values of R_{OUT} . Refer to Application Bulletin SBOA015 (AB-028), Feedback Plots Define Op Amp AC Performance, available for download from www.ti.com, for details of analysis techniques and application circuits.



8.4 Device Functional Modes

8.4.1 Common-Mode Voltage Range

The input common-mode voltage range of the OPAx172 series extends 100 mV below the negative rail and within 2 V of the top rail for normal operation.

This device can operate with full rail-to-rail input 100 mV beyond the top rail, but with reduced performance within 2 V of the top rail. The typical performance in this range is summarized in Table 3.

Table 3. Typical Performance Range ($V_S = \pm 18 \text{ V}$)

PARAMETER	MIN	TYP	MAX	UNIT
Input Common-Mode Voltage	(V+) - 2		(V+) + 0.1	V
Offset voltage		5		mV
Offset voltage vs temperature ($T_A = -40^{\circ}\text{C}$ to +125°C)		10		μV/°C
Common-mode rejection		70		dB
Open-loop gain		60		dB
Gain bandwidth product (GBP)		4		MHz
Slew rate		4		V/µs
Noise at f = 1 kHz		22		nV/√ Hz

8.4.2 Electrical Overstress

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress. These questions tend to focus on the device inputs, but may involve the supply voltage terminals or even the output terminal. Each of these different terminal functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the terminal. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

A good understanding of this basic ESD circuitry and its relevance to an electrical overstress event is helpful. Figure 46 illustrates the ESD circuits contained in the OPAx172 (indicated by the dashed line area). The ESD protection circuitry involves several current-steering diodes connected from the input and output terminals and routed back to the internal power-supply lines, where the diodes meet at an absorption device internal to the operational amplifier. This protection circuitry is intended to remain inactive during normal circuit operation.




Figure 46. Equivalent Internal ESD Circuitry Relative to a Typical Circuit Application

An ESD event produces a short-duration, high-voltage pulse that is transformed into a short-duration, high-current pulse while discharging through a semiconductor device. The ESD protection circuits are designed to provide a current path around the operational amplifier core to prevent damage. The energy absorbed by the protection circuitry is then dissipated as heat.

When an ESD voltage develops across two or more amplifier device terminals, current flows through one or more steering diodes. Depending on the path that the current takes, the absorption device may activate. The absorption device has a trigger, or threshold voltage, that is above the normal operating voltage of the OPAx172 but below the device breakdown voltage level. When this threshold is exceeded, the absorption device quickly activates and clamps the voltage across the supply rails to a safe level.

When the operational amplifier connects into a circuit (as shown in Figure 46), the ESD protection components are intended to remain inactive and do not become involved in the application circuit operation. However, circumstances may arise where an applied voltage exceeds the operating voltage range of a given terminal. If this condition occurs, there is a risk that some internal ESD protection circuits can turn on and conduct current. Any such current flow occurs through steering-diode paths and rarely involves the absorption device.

Figure 46 shows a specific example where the input voltage (V_{IN}) exceeds the positive supply voltage $(+V_S)$ by 500 mV or more. Much of what happens in the circuit depends on the supply characteristics. If $+V_S$ can sink the current, one of the upper input steering diodes conducts and directs current to $+V_S$. Excessively high current levels can flow with increasingly higher V_{IN} . As a result, the data sheet specifications recommend that applications limit the input current to 10 mA.

If the supply is not capable of sinking the current, V_{IN} can begin sourcing current to the operational amplifier, and then take over as the source of positive supply voltage. The danger in this case is that the voltage can rise to levels that exceed the operational amplifier absolute maximum ratings.

Another common question involves what happens to the amplifier if an input signal is applied to the input while the power supplies $+V_S$ or $-V_S$ are at 0 V. Again, this question depends on the supply characteristic while at 0 V, or at a level below the input-signal amplitude. If the supplies appear as high impedance, then the input source supplies the operational amplifier current through the current-steering diodes. This state is not a normal bias condition; most likely, the amplifier will not operate normally. If the supplies are low impedance, then the current through the steering diodes can become quite high. The current level depends on the ability of the input source to deliver current, and any resistance in the input path.

If there is any uncertainty about the ability of the supply to absorb this current, add external zener diodes to the supply terminals; see Figure 46. Select the zener voltage so that the diode does not turn on during normal operation. However, the zener voltage must be low enough so that the zener diode conducts if the supply terminal begins to rise above the safe-operating, supply-voltage level.

The OPAx172 input terminals are protected from excessive differential voltage with back-to-back diodes; see Figure 46. In most circuit applications, the input protection circuitry has no effect. However, in low-gain or G = 1 circuits, fast-ramping input signals can forward-bias these diodes because the output of the amplifier cannot respond rapidly enough to the input ramp. If the input signal is fast enough to create this forward-bias condition, limit the input signal current to 10 mA or less. If the input signal current is not inherently limited, an input series resistor can be used to limit the input signal current. This input series resistor degrades the low-noise performance of the OPAx172. Figure 46 illustrates an example configuration that implements a current-limiting feedback resistor.

8.4.3 Overload Recovery

Overload recovery is defined as the time it takes for the op amp output to recover from the saturated state to the linear state. The output devices of the op amp enter the saturation region when the output voltage exceeds the rated operating voltage, either due to the high input voltage or the high gain. After the device enters the saturation region, the charge carriers in the output devices need time to return back to the normal state. After the charge carriers return back to the equilibrium state, the device begins to slew at the normal slew rate. Thus, the propagation delay in case of an overload condition is the sum of the overload recovery time and the slew time. The overload recovery time for the OPAx172 is approximately 200 ns.

9 Applications and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The OPAx172 family of amplifiers is specified for operation from 4.5 V to 36 V (±2.25 V to ±18 V). Many of the specifications apply from -40°C to +125°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the *Typical Characteristics*.

9.2 Typical Applications

The following application examples highlight only a few of the circuits where the OPAx172 can be used.

9.2.1 Capacitive Load Drive Solution Using an Isolation Resistor

The OPA172 can be used capacitive loads such as cable shields, reference buffers, MOSFET gates, and diodes. The circuit uses an isolation resistor ($R_{\rm ISO}$) to stabilize the output of an op amp. $R_{\rm ISO}$ modifies the open-loop gain of the system to ensure the circuit has sufficient phase margin.




Figure 47. Unity-Gain Buffer with R_{ISO} Stability Compensation

9.2.1.1 Design Requirements

The design requirements are:

Supply voltage: 30 V (±15 V)

Capacitive loads: 100 pF, 1000 pF, 0.01 μF, 0.1 μF, and 1 μF

Phase margin: 45° and 60°

Typical Applications (continued)

9.2.1.2 Detailed Design Procedure

Figure 47 depicts a unity-gain buffer driving a capacitive load. Equation 1 shows the transfer function for the circuit in Figure 47. Not depicted in Figure 47 is the open-loop output resistance of the op amp, R_o.

$$T(s) = \frac{1 + C_{LOAD} \times R_{ISO} \times s}{1 + (R_o + R_{ISO}) \times C_{LOAD} \times s}$$
(1)

The transfer function in Equation 1 has a pole and a zero. The frequency of the pole (f_p) is determined by $(R_o + R_{ISO})$ and C_{LOAD} . Components R_{ISO} and C_{LOAD} determine the frequency of the zero (f_z) . A stable system is obtained by selecting R_{ISO} such that the rate of closure (ROC) between the open-loop gain (A_{OL}) and 1 / β is 20 dB per decade. Figure 48 shows the concept. Note that the 1 / β curve for a unity-gain buffer is 0 dB.




Figure 48. Unity-Gain Amplifier with R_{ISO} Compensation

ROC stability analysis is typically simulated. The validity of the analysis depends on multiple factors, especially the accurate modeling of R_o. In addition to simulating the ROC, a robust stability analysis includes a measurement of overshoot percentage and ac gain peaking of the circuit using a function generator, oscilloscope, and gain and phase analyzer. Phase margin is then calculated from these measurements. Table 4 shows the overshoot percentage and ac gain peaking that correspond to phase margins of 45° and 60°. For more details on this design and other alternative devices that can be used in place of the OPA172, refer to the precision design, *Capacitive Load Drive Solution using an Isolation Resistor* (TIPD128).

Table 4. Phase Margin versus Overshoot and AC Gain Peaking

PHASE MARGIN	OVERSHOOT	AC GAIN PEAKING
45°	23.3%	2.35 dB
60°	8.8%	0.28 dB

9.2.1.3 Application Curve

The OPA172 meets the supply voltage requirements of 30 V. The OPA172 is tested for various capacitive loads and R_{ISO} is adjusted to get an overshoot corresponding to Table 4. The results of the these tests are summarized in Figure 49.




Figure 49. R_{ISO} vs C_{LOAD}

9.2.2 Bidirectional Current Source

The improved Howland current-pump topology shown in Figure 50 provides excellent performance because of the extremely tight tolerances of the on-chip resistors of the INA132. By buffering the output using an OPA172, the output current the circuit is able to deliver is greatly extended.

The circuit dc transfer function is shown in Equation 2:

$$I_{OUT} = V_{IN} / R1 \tag{2}$$

The OPA172 can also be used as the feedback amplifier because the low bias current minimizes error voltages produced across R1. However, for improved performance, select a FET-input device with extremely low offset, such as the OPA192, OPA140, or OPA188 as the feedback amplifier.




Figure 50. Bidirectional Current Source

9.2.3 JFET-Input Low-Noise Amplifier

Figure 51 shows a low-noise composite amplifier built by adding a low noise JFET pair (Q1 and Q2) as an input preamplifier for the OPA172. Transistors Q3 and Q4 form a 2-mA current sink that biases each JFET with 1 mA of drain current. Using 3.9-k Ω drain resistors produces a gain of approximately 10 in the input amplifier, making the extremely-low, broadband-noise spectral density of the JFET pair, Q1 and Q2, the dominant noise source of the amplifier. The output impedance of the input differential amplifier is large enough that a FET-input amplifier such as the OPA172 provides superior noise performance over bipolar-input amplifiers.

The gain of the composite amplifier is given by Equation 3:

$$A_V = (1 + R3 / R4)$$
 (3)

The resistances shown are standard 1% resistor values that produce a gain of approximately 100 (99.26) with 68° of phase margin. Gains less than 10 may require additional compensation methods to provide stability. Select low resistor values to minimize the resistor thermal noise contribution to the total output noise.




Figure 51. JFET-Input Low-Noise Amplifier

10 Power-Supply Recommendations

The OPA172 is specified for operation from 4.5 V to 36 V (± 2.25 V to ± 18 V); many specifications apply from -40° C to $+125^{\circ}$ C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the *Typical Characteristics*.

CAUTION

Supply voltages larger than 40 V can permanently damage the device; see the *Absolute Maximum Ratings*.

Place 0.1- μ F bypass capacitors close to the power-supply terminals to reduce errors coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, see the *Layout* section.

11 Layout

11.1 Layout Guidelines

For best operational performance of the device, use good printed circuit board (PCB) layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and op amp itself. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
 - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective
 methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground
 planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically
 separate digital and analog grounds paying attention to the flow of the ground current. For more detailed
 information refer to SLOA089, Circuit Board Layout Techniques.
- In order to reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicular as opposed to in parallel with the noisy trace is preferable.
- Place the external components as close to the device as possible. As shown in Figure 52, keeping RF and RG close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.

11.2 Layout Example




Figure 52. Operational Amplifier Board Layout for Noninverting Configuration

12 Device and Documentation Support

12.1 Device Support

12.1.1 Development Support

12.1.1.1 TINA-TI™ (Free Software Download)

TINATM is a simple, powerful, and easy-to-use circuit simulation program based on a SPICE engine. TINA-TI is a free, fully-functional version of the TINA software, preloaded with a library of macro models in addition to a range of both passive and active models. TINA-TI provides all the conventional dc, transient, and frequency domain analysis of SPICE, as well as additional design capabilities.

Available as a free download from the Analog eLab Design Center, TINA-TI offers extensive post-processing capability that allows users to format results in a variety of ways. Virtual instruments offer the ability to select input waveforms and probe circuit nodes, voltages, and waveforms, creating a dynamic guick-start tool.

NOTE

These files require that either the TINA software (from DesignSoft™) or TINA-TI software be installed. Download the free TINA-TI software from the TINA-TI folder.

12.2 Documentation Support

12.2.1 Related Documentation

SBOA015 (AB-028) — Feedback Plots Define Op Amp AC Performance.

SLOA089 — Circuit Board Layout Techniques.

SLOD006 — Op Amps for Everyone.

SBOA128 — EMI Rejection Ratio of Operational Amplifiers.

TIPD128 — Capacitive Load Drive Solution using an Isolation Resistor.

12.3 Related Links

Table 5 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table	5.	Related	Links
-------	----	---------	-------

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
OPA172	Click here	Click here	Click here	Click here	Click here
OPA2172	Click here	Click here	Click here	Click here	Click here
OPA4172	Click here	Click here	Click here	Click here	Click here

12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.5 Trademarks

E2E is a trademark of Texas Instruments.

TINA-TI is a trademark of Texas Instruments, Inc and DesignSoft, Inc.

Bluetooth is a registered trademark of Bluetooth SIG, Inc.

TINA, DesignSoft are trademarks of DesignSoft, Inc.

All other trademarks are the property of their respective owners.

12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
OPA172ID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA172	Samples
OPA172IDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OUWQ	Samples
OPA172IDBVT	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OUWQ	Samples
OPA172IDCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SIU	Samples
OPA172IDCKT	ACTIVE	SC70	DCK	5	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	SIU	Samples
OPA172IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA172	Samples
OPA2172ID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	O2172A	Samples
OPA2172IDGK	ACTIVE	VSSOP	DGK	8	80	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	OVJQ	Samples
OPA2172IDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	OVJQ	Samples
OPA2172IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	O2172A	Samples
OPA2172IDRGR	ACTIVE	SON	DRG	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OP2172	Samples
OPA2172IDRGT	ACTIVE	SON	DRG	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OP2172	Samples
OPA4172ID	ACTIVE	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	OPA4172	Samples
OPA4172IDR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	OPA4172	Samples
OPA4172IPW	ACTIVE	TSSOP	PW	14	90	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA4172	Samples
OPA4172IPWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OPA4172	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

PACKAGE OPTION ADDENDUM

10-Dec-2020

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


OTHER QUALIFIED VERSIONS OF OPA2172, OPA4172:

Automotive: OPA2172-Q1, OPA4172-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects


TAPE AND REEL INFORMATION



TAPE DIMENSIONS WHO WE PI AD BO W Cavity AO A


A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA172IDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
OPA172IDBVT	SOT-23	DBV	5	250	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
OPA172IDCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
OPA172IDCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
OPA172IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA2172IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2172IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA2172IDRGR	SON	DRG	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
OPA2172IDRGT	SON	DRG	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
OPA4172IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
OPA4172IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA172IDBVR	SOT-23	DBV	5	3000	223.0	270.0	35.0
OPA172IDBVT	SOT-23	DBV	5	250	223.0	270.0	35.0
OPA172IDCKR	SC70	DCK	5	3000	180.0	180.0	18.0
OPA172IDCKT	SC70	DCK	5	250	180.0	180.0	18.0
OPA172IDR	SOIC	D	8	2500	356.0	356.0	35.0
OPA2172IDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
OPA2172IDR	SOIC	D	8	2500	356.0	356.0	35.0
OPA2172IDRGR	SON	DRG	8	3000	367.0	367.0	35.0
OPA2172IDRGT	SON	DRG	8	250	210.0	185.0	35.0
OPA4172IDR	SOIC	D	14	2500	356.0	356.0	35.0
OPA4172IPWR	TSSOP	PW	14	2000	356.0	356.0	35.0

PACKAGE MATERIALS INFORMATION

3-Jun-2022

TUBE




*All dimensions are nominal

7 III GIITTOTTOTOTTO GIOTTOTTIITGI								
Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
OPA172ID	D	SOIC	8	75	506.6	8	3940	4.32
OPA2172ID	D	SOIC	8	75	506.6	8	3940	4.32
OPA2172IDGK	DGK	VSSOP	8	80	330	6.55	500	2.88
OPA4172ID	D	SOIC	14	50	506.6	8	3940	4.32
OPA4172IPW	PW	TSSOP	14	90	530	10.2	3600	3.5

DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AA.

DCK (R-PDSO-G5)


PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



SMALL OUTLINE TRANSISTOR




- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

SMALL OUTLINE TRANSISTOR




NOTES: (continued)

^{7.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{8.} Board assembly site may have different recommendations for stencil design.

D (R-PDSO-G14)


PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.

D (R-PDSO-G14)


PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PW (R-PDSO-G14)


PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.




SMALL OUTLINE INTEGRATED CIRCUIT



- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.

SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.

DGK (S-PDSO-G8)


PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.

DGK (S-PDSO-G8)


PLASTIC SMALL OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC—7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

DRG (S-PWSON-N8)


PLASTIC SMALL OUTLINE NO-LEAD



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
 - B. This drawing is subject to change without notice.
 - C. SON (Small Outline No-Lead) package configuration.
 - The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
 - E. JEDEC MO-229 package registration pending.




PLASTIC SMALL OUTLINE - NO LEAD



- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.


PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated