74AHC595 8-Bit Serial-In/Serial-Out or Parallel-Out Shift Register with Output Latches

GENERAL DESCRIPTION

The 74AHC595 is a high-speed Si-gate CMOS device. The device is an 8-stage serial shift register with a storage register and 8 parallel 3-state outputs. Separate clocks are provided for both the shift and storage registers.

Both the shift register clock (SHCP) and storage register clock (STCP) are positive-edge triggered. Data is shifted on the positive-going transitions of the shift register clock input (SHCP). The data in each register is transferred to the storage register on a positive-going transition of the storage register clock input (STCP). If both clocks are connected together, the shift register is always one clock pulse ahead of the storage register.

The shift register has a serial input (DS) and a serial standard output (Q7S) for cascading. It is also provided with asynchronous reset (active low) for all 8 shift register stages. Data in the storage register appears at the output whenever the output enable input (\overline{OE}) is low. When the output enable input (\overline{OE}) is high, all outputs except Q7S are in the high-impedance state.

FEATURES

- Balanced Propagation Delays
- All Inputs Have Schmitt-Trigger Action
- Inputs Accept Voltages Higher than Vcc
- Operates with CMOS Input Levels
- -40°C to +125°C Operating Temperature Range
- Available in a Green TSSOP-16 Package

APPLICATIONS

Serial-to-Parallel Data Conversion Remote Control Holding Register

PACKAGE/ORDERING INFORMATION

MODEL	PACKAGE DESCRIPTION	SPECIFIED TEMPERATURE RANGE	ORDERING NUMBER	PACKAGE MARKING	PACKING OPTION
74AHC595	TSSOP-16	-40°C to +125°C	74AHC595XTS16G/TR	74AHC595 XTS16 XXXXX	Tape and Reel, 4000

MARKING INFORMATION

NOTE: XXXXXX = Date Code, Trace Code and Vendor Code.



Green (RoHS & HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your SGMICRO representative directly.

ABSOLUTE MAXIMUM RATINGS (1)

Supply Voltage, V _{CC} 0.5V to 7V
Input Voltage, V _I 0.5V to 7V
Input Clamping Current, I_{IK} ($V_I < -0.5V$)20mA
Output Clamping Current, $I_{OK}^{(2)}$ ($V_O < -0.5V$ or $V_O > V_{CC} + 0.5V$)
±20mA
Output Current, I_O (V_O = -0.5V to V_{CC} + 0.5V)±25mA
Supply Current, I _{CC}
Ground Current, I _{GND} 75mA
Junction Temperature (3)+150°C
Storage Temperature Range65°C to +150°C
Lead Temperature (Soldering, 10s)+260°C
ESD Susceptibility
HBM3000V
CDM1000V

RECOMMENDED OPERATING CONDITIONS

THE OF THE PERSON OF THE PERSO	00110110110
Supply Voltage, V _{CC}	2.0V to 5.5V
Input Voltage, V _I	0V to 5.5V
Output Voltage, Vo	0V to V _{CC}
Input Transition Rise and Fall Rate, $\Delta t/\Delta V$	
V _{CC} = 3.0V to 3.6V	100ns/V (MAX)
V _{CC} = 4.5V to 5.5V	20ns/V (MAX)
Operating Temperature Range	40°C to +125°C

OVERSTRESS CAUTION

- 1. Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.
- 2. The input and output voltage ratings may be exceeded if the input and output clamp current ratings are observed.
- 3. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability.


ESD SENSITIVITY CAUTION

This integrated circuit can be damaged if ESD protections are not considered carefully. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because even small parametric changes could cause the device not to meet the published specifications.

DISCLAIMER

SG Micro Corp reserves the right to make any change in circuit design, or specifications without prior notice.


PIN CONFIGURATION




PIN DESCRIPTION

PIN	NAME	FUNCTION			
15, 1, 2, 3, 4, 5, 6, 7	Q0, Q1, Q2, Q3, Q4, Q5, Q6, Q7	Parallel Data Outputs.			
8	GND	Ground.			
9	Q7S	Serial Data Output.			
10	MR	Master Reset (Active Low).			
11	SHCP	Shift Register Clock Input.			
12	STCP	Storage Register Clock Input.			
13	ŌĒ	Output Enable Input (Active Low).			
14	DS	Serial Data Input.			
16	V _{CC}	Supply Voltage.			


FUNCTIONAL DIAGRAM



LOGIC SYMBOL



LOGIC DIAGRAM



FUNCTION TABLE

	CONTRO	L INPUT	r	INPUT	OUT	PUT	FUNCTION					
SHCP	STCP	ŌE	MR	DS	Q7S	Qn	FUNCTION					
X	X	L	L	X	L	NC	A low-level on $\overline{\text{MR}}$ only affects the shift registers.					
X	1	L	L	X	L	L	Empty shift register loaded into storage register.					
X	Х	Н	L	X	L	Z	Shift register clear; parallel outputs in high-impedance off-state.					
1	Х	L	Н	Н	Q6S	NC	Logic high-level shifted into shift register stage 0. Contents of all shift register stages shifted through, e.g. previous state of stage 6 (internal Q6S) appears on the serial output (Q7S).					
X	1	L	Н	Х	NC	QnS	Contents of shift register stages (internal QnS) are transferred to the storage register and parallel output stages.					
1	1	L	Н	X	Q6S	QnS	Contents of shift register shifted through; previous contents of the shift register is transferred to the storage register and the parallel output stages.					

H = High Voltage Level

L = Low Voltage Level

↑ = Low-to-High Clock Transition

Z = High-Impedance State

NC = No Change

X = Don't Care




Figure 1. Timing Diagram

ELECTRICAL CHARACTERISTICS

(Full = -40°C to +125°C, all typical values are measured at T_A = +25°C, unless otherwise noted.)

PARAMETER	SYMBOL		CONDITIONS	TEMP	MIN	TYP	MAX	UNITS	
		V _{CC} = 2.0V		Full	1.5				
High-Level Input Voltage	V_{IH}	V _{CC} = 3.0V		Full	2.1			V	
		V _{CC} = 5.5V		Full	3.85				
		V _{CC} = 2.0V		Full			0.5		
Low-Level Input Voltage	V_{IL}	V _{CC} = 3.0V		Full			0.9	V	
		V _{CC} = 5.5V		Full			1.65		
			V_{CC} = 2.0V to 4.5V, I_{O} = -50 μ A	Full	V _{CC} - 0.1	V _{CC} - 0.005			
High-Level Output Voltage	V _{OH}	$V_I = V_{IH}$ or V_{IL}	$V_{CC} = 3.0V$, $I_{O} = -4.0$ mA	Full	2.4	2.8		V	
			V_{CC} = 4.5V, I_{O} = -8.0mA	Full	3.7	4.2			
	V _{OL}	$V_i = V_{iH}$ or V_{iL}	V_{CC} = 2.0V to 4.5V, I_{O} = 50 μ A	Full		0.005	0.1		
Low-Level Output Voltage			$V_{CC} = 3.0V, I_{O} = 4.0mA$	Full		0.2 0.5	0.55	V	
			$V_{CC} = 4.5V$, $I_{O} = 8.0$ mA	Full		0.3	0.55		
Inmust I ankana Cumant		\/ = 0\/ to 5.5	7/	+25°C		±0.1	±1		
Input Leakage Current	l _l	$V_{CC} = UV IO 5.5$	$V_1 = 5.5V$ or GND	Full			±2	μA	
0# 01-1- 0-1-1-1 01)/)/ ==\/)				±0.1	±1		
Off-State Output Current	l _{oz}	$V_1 = V_{IH}$ or V_{IL} , $V_0 = V_{CC}$ or GND, $V_{CC} = 5.5V$		Full			±10	μΑ	
Committee Commont		\\				0.1	2		
Supply Current	I _{cc}	$V_{CC} = 5.5V$, $V_I = V_{CC}$ or GND, $I_O = 0A$		Full			20	μA	
Input Capacitance	Cı			+25°C		6		pF	

DYNAMIC CHARACTERISTICS

(For test circuit, see Figure 2. Full = -40°C to +125°C, all typical values are measured at T_A = +25°C, V_{CC} = 3.3V and V_{CC} = 5.0V respectively, unless otherwise noted.)

PARAMETER	SYMBOL		TEMP	MIN (1)	TYP	MAX (1)	UNITS		
			V _{CC} = 3.0V to 3.6V	C _L = 15pF	Full	0.5	8	16.5	ns
		SHCP to Q7S (2),	V _{CC} = 3.0V to 3.0V	C _L = 50pF	Full	0.5	10	20	113
		see Figure 3	$IV_{CC} = 4.5V \text{ to } 5.5V \text{ H}$	C _L = 15pF	Full	0.5	6	11.5	no
				C _L = 50pF	Full	0.5	8	13.5	ns
	lay t _{PD}	STCP to Qn ⁽²⁾ , see Figure 4	$V_{CC} = 3.0V \text{ to } 3.6V$ $V_{CC} = 4.5V \text{ to } 5.5V$	C _L = 15pF	Full	0.5	8	14.5	no
Propagation Delay				C _L = 50pF	Full	0.5	10.5	19	ns
Propagation Delay				C _L = 15pF	Full	0.5	6	10.5	ns
				C _L = 50pF	Full	0.5	8	12.5	
			$V_{CC} = 3.0V \text{ to } 3.6V$	C _L = 15pF	Full	0.5	6.5	14	no
		MR to Q7S (3),		C _L = 50pF	Full	0.5	8	17.5	ns
		see Figure 6	\\ - 4 5\\ to 5 5\\	C _L = 15pF	Full	0.5	5	9.5	20
		$V_{CC} = 4.5V \text{ to } 5.5V$		C _L = 50pF	Full	0.5	6	11.5	ns

DYNAMIC CHARACTERISTICS (continued)

(For test circuit, see Figure 2. Full = -40°C to +125°C, all typical values are measured at T_A = +25°C, V_{CC} = 3.3V and V_{CC} = 5.0V respectively, unless otherwise noted.)

PARAMETER	SYMBOL		CONDITIONS	CONDITIONS			TYP	MAX (1)	UNITS	
			V _{CC} = 3.0V to 3.6V	C _L = 15pF	Full	0.5	7	14.5		
Enable Time (4)		OE to Qn, see Figure 7	V _{CC} = 3.0V to 3.6V	C _L = 50pF	Full	0.5	9	18	ns	
Enable Time	t _{EN}		V _{CC} = 4.5V to 5.5V	C _L = 15pF	Full	0.5	5.5	11	no	
			V _{CC} = 4.5V to 5.5V	C _L = 50pF	Full	0.5	7	13	ns	
			V = 2.0V/to 2.6V/	C _L = 15pF	Full	0.5	7	14	no	
Disable Time (5)		OE to Qn,	$V_{CC} = 3.0V \text{ to } 3.6V$	C _L = 50pF	Full	0.5	12	18.5	ns	
Disable Time V	t _{DIS}	see Figure 7	\\ - 45\\\ += 55\\	C _L = 15pF	Full	0.5	7	12.5		
			V_{CC} = 4.5V to 5.5V	C _L = 50pF	Full	0.5	8	14	ns	
M		SHCP or STCP,	$V_{CC} = 3.0V \text{ to } 3.6V$		Full	80	165		N 41 1-	
Maximum Frequency	f _{MAX}	see Figure 3 and Figure 4	V _{CC} = 4.5V to 5.5V		Full	110	165		MHz	
	t _W	SHCP high or low,	V _{CC} = 3.0V to 3.6V		Full	5				
		- :	V _{CC} = 4.5V to 5.5V		Full	5			ns	
Dulas Midth		STCP high or low, see Figure 4 MR Low,	V _{CC} = 3.0V to 3.6V		Full	5			ne	
Pulse Width			V _{CC} = 4.5V to 5.5V		Full	5			ns	
			V _{CC} = 3.0V to 3.6V		Full	5			- ns	
		see Figure 6	V _{CC} = 4.5V to 5.5V		Full	5				
		DS to SHCP,	V _{CC} = 3.0V to 3.6V		Full	3.5				
Oat Ha The		see Figure 5	V _{CC} = 4.5V to 5.5V	V _{CC} = 4.5V to 5.5V		3			ns	
Set-Up Time	t _{S∪}	SHCP to STCP,	$V_{CC} = 3.0V \text{ to } 3.6V$		Full	8				
		see Figure 4	V _{CC} = 4.5V to 5.5V	1	Full	5			ns	
Hald The c		DS to SHCP,	$V_{CC} = 3.0V \text{ to } 3.6V$	1	Full	2.5				
Hold Time	t _H	see Figure 5	V _{CC} = 4.5V to 5.5V		Full	2			ns	
D		MR to SHCP,	$V_{CC} = 3.0V \text{ to } 3.6V$		Full	3				
Recovery Time	t _{REC}	see Figure 6	V _{CC} = 4.5V to 5.5V		Full	2.5			ns	
Power Dissipation Capacitance (6) (7)	C _{PD}	$f_i = 1MHz, V_i = GI$	ND to V _{CC}		+25°C		180		pF	

NOTES:

- 1. Specified by design and characterization; not production tested.
- 2. t_{PD} is the same as t_{PHL} and t_{PLH} .
- 3. t_{PD} is the same as t_{PHL} only.
- 4. t_{EN} is the same as t_{PZL} and t_{PZH} .
- 5. t_{DIS} is the same as t_{PLZ} and t_{PHZ} .
- 6. C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$$

where:

 f_i = Input frequency in MHz.

f_o = Output frequency in MHz.


C_L = Output load capacitance in pF.


 V_{CC} = Supply voltage in Volts.

 $\Sigma(C_L \times V_{CC}^2 \times f_o) = Sum \text{ of outputs.}$

7. All 9 outputs switching.

TEST CIRCUIT





Test conditions are given in Table 1.

Definitions test circuit:

 R_L = Load resistance.

 C_L = Load capacitance including jig and probe capacitance.

 R_T = Termination resistance should be equal to output impedance Z_0 of the pulse generator.


S1 = Test selection switch.

Figure 2. Test Circuit for Measuring Switching Times

Table 1. Test Conditions

INF	TU	LO	AD	S1 POSITION		
Vı	t _R , t _F	CL	R _L	t _{PHL} , t _{PLH}	t _{PZH} , t _{PHZ}	t _{PZL} , t _{PLZ}
V _{CC}	≤ 3.0ns	15pF, 50pF	1kΩ	Open	GND	Vcc

WAVEFORMS




Test conditions are given in Table 1.

Measurement points are given in Table 2.

Logic levels: V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Figure 3. Shift Clock Pulse, Maximum Frequency and Input to Output Propagation Delays




Test conditions are given in Table 1.

Measurement points are given in Table 2.

Logic levels: V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Figure 4. Storage Clock to Output Propagation Delays

WAVEFORMS (continued)




Test conditions are given in Table 1.

Measurement points are given in Table 2.

Logic levels: V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Figure 5. Data Set-Up and Hold Times




Test conditions are given in Table 1.

Measurement points are given in Table 2.

Logic levels: V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Figure 6. Master Reset to Output Propagation Delays

WAVEFORMS (continued)



Test conditions are given in Table 1.

Measurement points are given in Table 2.

Logic levels: V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Figure 7. Enable and Disable Times

Table 2. Measurement Points

INPUT	OUTPUT
V _M ⁽¹⁾	V _M
0.5 × V _{CC}	0.5 × V _{CC}

NOTE:

1. The measurement points should be V_{IH} or V_{IL} when the input rising or falling time exceeds 3.0ns.


REVISION HISTORY


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (SEPTEMBER 2021) to REV.A


Page


PACKAGE OUTLINE DIMENSIONS TSSOP-16





RECOMMENDED LAND PATTERN (Unit: mm)






Symbol	-	nsions meters	Dimer In In	
	MIN	MAX	MIN	MAX
А		1.200		0.047
A1	0.050	0.150	0.002	0.006
A2	0.800	1.050	0.031	0.041
b	0.190	0.190 0.300 0.090 0.200		0.012
С	0.090			0.008
D	4.860	5.100	0.191	0.201
E	4.300	4.500	0.169	0.177
E1	6.200	6.600	0.244	0.260
е	0.650	BSC	0.026	BSC
L	0.500	0.700	0.02	0.028
Н	0.25	0.25 TYP		TYP
θ	1°	7°	1°	7°

TAPE AND REEL INFORMATION

REEL DIMENSIONS




NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
TSSOP-16	13"	12.4	6.90	5.60	1.20	4.0	8.0	2.0	12.0	Q1

CARTON BOX DIMENSIONS



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF CARTON BOX

Reel Type	Length (mm)	Width (mm)	Height (mm)	Pizza/Carton	
13"	386	280	370	5	200002