TPS7B82-Q1 Automotive 300-mA, High-Voltage, Ultra-Low-I_Q Low-Dropout Regulator

1 Features

- AEC-Q100 qualified for automotive applications:
 - Temperature grade 1: –40°C ≤ T_A ≤ 125°C
 - Temperature grade 0: –40°C ≤ T_A ≤ 150°C
- Extended junction temperature range:
 - Grade 1: –40°C ≤ T_{.I} ≤ 150°C
 - Grade 0: –40°C ≤ T_J ≤ 165°C
- Low quiescent current I_O:
 - 300-nA shutdown I_O
 - 2.7 μA typical at light loads
 - 5 µA maximum at light loads
- 3-V to 40-V wide V_{IN} input voltage range with up to 45-V transient
- · Maximum output current: 300 mA
- 2% output-voltage accuracy
- Maximum dropout voltage: 700 mV at 200-mA load current for fixed 5-V output version
- Stable with low-ESR (0.001-Ω to 5-Ω) ceramic output-stability capacitor (1 μF to 200 μF)
- Fixed 2.5-V, 3.3-V, and 5-V output voltage
- Packages:
 - 8-pin HVSSOP, $R_{\theta JA} = 63.9$ °C/W
 - 6-pin WSON, $R_{\theta JA} = 72.8$ °C/W
 - 5-pin TO-252, $R_{\theta JA} = 31.1^{\circ}C/W$
 - 14-pin HTSSOP, $R_{\theta JA} = 52.0$ °C/W

2 Applications

- · Automotive head units
- · Telematics control units
- Headlights
- Body control modules
- Inverter and motor controls

3 Description

In automotive battery-connected applications, low quiescent current (I_Q) is important to save power and extend battery lifetime. Ultra-low I_Q must be included for always-on systems.


The TPS7B82-Q1 is a low-dropout linear regulator designed to operate with a wide input-voltage range from 3 V to 40 V (45-V load dump protection). Operation down to 3 V allows the TPS7B82-Q1 to continue operating during cold-crank and start and stop conditions. With only 2.7-µA typical quiescent current at light load, this device is an optimal solution for powering microcontrollers (MCUs) and CAN/LIN transceivers in standby systems.

The device features integrated short-circuit and overcurrent protection. This device operates in ambient temperatures from -40°C to +125°C and with junction temperatures from -40°C to +150°C. Additionally, this device uses a thermally conductive package to enable sustained operation despite significant dissipation across the device. Because of these features, the device is designed as a power supply for various automotive applications.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	HVSSOP (8)	3.00 mm × 3.00 mm
TPS7B82-Q1	WSON (6)	2.00 mm × 2.00 mm
1F3/B02-Q1	TO-252 (5)	6.10 mm × 6.60 mm
	HTSSOP (14)	5.00 mm x 4.40 mm

 For all available packages, see the orderable addendum at the end of the data sheet.



Typical Application Schematic

Table of Contents

1 Featu	ıres	1	7.4 Device Functional Modes	12
2 Appli	cations	1	8 Application and Implementation	13
3 Desc	ription	1	8.1 Application Information	13
	sion History		8.2 Typical Application	13
5 Pin C	onfiguration and Functions	3	9 Power Supply Recommendations	15
	ifications		10 Layout	
6.1 A	bsolute Maximum Ratings	4	10.1 Layout Guidelines	15
6.2 E	SD Ratings	4	10.2 Layout Example	
	ecommended Operating Conditions		11 Device and Documentation Support	
	hermal Information		11.1 Receiving Notification of Documentation U	pdates 16
6.5 E	lectrical Characteristics: Grade 1 Options	<mark>5</mark>	11.2 Support Resources	16
6.6 E	lectrical Characteristics: Grade 0 Options	6	11.3 Trademarks	16
6.7 T	ypical Characteristics	8	11.4 Electrostatic Discharge Caution	16
7 Detai	led Description	11	11.5 Glossary	16
7.1 C	verview	11	12 Mechanical, Packaging, and Orderable	
7.2 F	unctional Block Diagram	11	Information	16
7.3 F	eature Description	11		
	rision History Page numbers for previous revisions ma	ay differ f	rom page numbers in the current version.	
NOTE	Page numbers for previous revisions ma	•		Page
NOTE Change	Page numbers for previous revisions ma les from Revision H (March 2021) to Re	evision I	(August 2021)	
Change Change	Page numbers for previous revisions ma les from Revision H (March 2021) to Re langed I _Q parameter maximum specification	evision I	(August 2021) 3.5 μA to 5 μA and from 4.5 μA to 6.5 μA in the	;
Change Ch	Page numbers for previous revisions mages from Revision H (March 2021) to Reanged I_Q parameter maximum specification ctrical Characteristics: Grade 0 Options to anged $V_{(1) \text{ pad-Reg})}$ parameter maximum specifications to ange the results of the specific parameter maximum specific p	evision I ons from able	(August 2021) 3.5 μA to 5 μA and from 4.5 μA to 6.5 μA in the n from 10 mV to 20 mV in the Electrical Charac	6
Change Ch	Page numbers for previous revisions ma les from Revision H (March 2021) to Re langed I _Q parameter maximum specification ctrical Characteristics: Grade 0 Options to langed V _(Load-Reg) parameter maximum specified to Options table	evision I ons from able ecificatio	(August 2021) 3.5 μA to 5 μA and from 4.5 μA to 6.5 μA in the n from 10 mV to 20 mV in the Electrical Charac	6 cteristics:
Change Ch	Page numbers for previous revisions managed I _Q parameter maximum specification of the parameter of the par	evision I ons from able ecificatio	(August 2021) 3.5 μ A to 5 μ A and from 4.5 μ A to 6.5 μ A in the n from 10 m V to 20 m V in the Electrical Characteristics: Grade 0	cteristics:6 Options
Change Ch	Page numbers for previous revisions managed I _Q parameter maximum specification of the parameter of the par	evision I ons from able ecificatio	(August 2021) 3.5 μA to 5 μA and from 4.5 μA to 6.5 μA in the n from 10 mV to 20 mV in the Electrical Charac	cteristics:6 Options
Change Ch	Page numbers for previous revisions may be from Revision H (March 2021) to Repain the following parameter maximum specification of the following the followi	evision I ons from able pecificatio n 40 V to	(August 2021) 3.5 μA to 5 μA and from 4.5 μA to 6.5 μA in the from 10 mV to 20 mV in the Electrical Characteristics: Grade 0	6
Change Ch	Page numbers for previous revisions may be from Revision H (March 2021) to Repain the following states of the following states	evision I ons from able pecificatio n 40 V to	(August 2021) 3.5 μA to 5 μA and from 4.5 μA to 6.5 μA in the from 10 mV to 20 mV in the Electrical Characteristics: Grade 0 March 2021)	cteristics:6 Options6
Change Change Change Change Change Add	Page numbers for previous revisions may be from Revision H (March 2021) to Report anged I _Q parameter maximum specification anged V _(Load-Reg) parameter maximum specification of the property of the parameter of the parameter test condition from the company of the parameter of	evision I ons from able ecification on 40 V to	(August 2021) 3.5 μA to 5 μA and from 4.5 μA to 6.5 μA in the from 10 mV to 20 mV in the Electrical Characteristics: Grade 0 March 2021)	
Change Change Change Change Change Adde Adde	Page numbers for previous revisions managed I _Q parameter maximum specification of the parameter of the par	evision I ons from able	(August 2021) 3.5 μA to 5 μA and from 4.5 μA to 6.5 μA in the from 10 mV to 20 mV in the Electrical Characteristics: Grade 0 March 2021)	
Change Change Change Change Change Adde Adde Del	Page numbers for previous revisions makes from Revision H (March 2021) to Relanged I _Q parameter maximum specification of the langed V _(Load-Reg) parameter maximum specificated to Options table	evision I ons from able pecificatio in 40 V to init on	(August 2021) 3.5 μA to 5 μA and from 4.5 μA to 6.5 μA in the n from 10 mV to 20 mV in the Electrical Characteristics: Grade 0 March 2021)	
Change Change Change Change Change Add Add Del	Page numbers for previous revisions may be from Revision H (March 2021) to Repain the following the first parameter maximum specification of the first parameter first parameter maximum specification of the first parameter first	evision I ons from able pecificatio on 40 V to fision H (ont on on ures sect	(August 2021) 3.5 μA to 5 μA and from 4.5 μA to 6.5 μA in the n from 10 mV to 20 mV in the Electrical Characteristics: Grade 0 March 2021) ion	
Change Change Change Change Change Adde Adde Change Adde Adde Adde Adde Adde Adde Adde Ad	Page numbers for previous revisions may be from Revision H (March 2021) to Repair anged I _Q parameter maximum specification anged V _(Load-Reg) parameter maximum specificated to Options table	evision I ons from able pecification on 40 V to wrision H (ont on on cures sect	(August 2021) 3.5 μA to 5 μA and from 4.5 μA to 6.5 μA in the from 10 mV to 20 mV in the Electrical Characteristics: Grade 0 March 2021) ion	6 cteristics:6 Options6 Page11111
Change Change Change Change Adde Adde Adde Adde Adde Adde Adde	Page numbers for previous revisions makes from Revision H (March 2021) to Reanged I _Q parameter maximum specification of the carrier of the control of the carrier of the	evision I ons from able decification on 40 V to fision H (ont on ures sect c'C/W in Terature parad Operation	(August 2021) 3.5 μA to 5 μA and from 4.5 μA to 6.5 μA in the from 10 mV to 20 mV in the Electrical Characteristics: Grade 0 March 2021) March 2021) ion O-252 Packages sub-bullet arameter in Absolute Maximum Ratings	6 cteristics:6 Options6 Page111114
Change Change Change Change Adde Adde Adde Adde Adde Adde Adde	Page numbers for previous revisions makes from Revision H (March 2021) to Reanged I _Q parameter maximum specification of the carrier of the control of the carrier of the	evision I ons from able ecification on 40 V to fision H (ont on oregrees sect cures sect cures sect cures sect cures sect of C/W in T erature pa d Operation of Elect	(August 2021) 3.5 μA to 5 μA and from 4.5 μA to 6.5 μA in the from 10 mV to 20 mV in the Electrical Characteristics: Grade 0 March 2021) ion	6 cteristics:6 Options6 Page11111115

5 Pin Configuration and Functions





Figure 5-1. DGN Package, 8-Pin HVSSOP PowerPAD™, Top View






Figure 5-2. DRV Package, 6-Pin WSON PowerPAD™, Top View




Figure 5-4. PWP Package, 14-Pin HTSSOP, Top View

Figure 5-3. KVU Package, 5-Pin TO-252, Top View

NC - No internal connection

Table 5-1. Pin Functions

		PIN				
NAME	NO.				I/O	DESCRIPTION
NAIVIE	DGN	DRV	KVU	PWP		
DNC	_	5	4	10	_	Do not connect to a biased voltage. Tie this pin to ground or leave floating.
EN	2	2	2	3	I	Enable input pin
GND	4, 5, 6	3,4	3, TAB	5	_	Ground reference
IN	1	1	1	1	I	Input power-supply pin
NC	3, 7	_	_	2, 4, 6, 7, 8, 9, 11, 12, 13	_	Not internally connected
OUT	8	6	5	14	0	Regulated output voltage pin
Thermal p	Thermal pad				_	Connect the thermal pad to a large-area GND plane for improved thermal performance.

6 Specifications

6.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted)(1) (2)

		MIN	MAX	UNIT
V _{IN}	Unregulated input ⁽³⁾	-0.3	45	V
V _{EN}	Enable input ⁽³⁾	-0.3	V _{IN}	V
V _{OUT}	Regulated output	-0.3	7	V
т	Junction temperature (grade 1)	-40	150	°C
T _J	Junction temperature (grade 0)	-40	165	C
T _{stg}	Storage temperature range	-40	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- All voltage values are with respect to GND.
- (3) Absolute maximum voltage, withstand 45 V for 200 ms.

6.2 ESD Ratings

				VALUE	UNIT
		Human-body model (HBM), per AEC Q100-002 ⁽¹⁾ HBM ESD classification level H2		±2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011 CDM ESD classification level C3B	Corner pins (1, 4, 5, and 8)	±750	V
		CDIVI ESD Classification level C3B	Other pins	±500	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{IN}	Unregulated input voltage	3	40	V
V _{EN}	Enable input voltage	0	V _{IN}	V
C _{OUT}	Output capacitor requirements ⁽¹⁾	1	200	μF
ESR	Output capacitor ESR requirements ⁽²⁾	0.001	5	Ω
т	Ambient temperature (grade 1)	-40	125	°C
T _A	Ambient temperature (grade 0)	-40	150	C
_	Junction temperature (grade 1)	-40	150	°C
T _J	Junction temperature (grade 0)	-40	165	C

- (1) The output capacitance range specified in the table is the effective value.
- (2) Relevant equivalent series resistance (ESR) value at f = 10 kHz.

6.4 Thermal Information

			TPS7E	882-Q1		
	THERMAL METRIC ⁽¹⁾	DGN (HVSSOP)	DRV (WSON)	KVU (TO-252)	PWP (HTSSOP)	UNIT
		8 PINS	6 PINS	5 PINS	14 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	63.9	72.8	31.1	52.0	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	50.2	85.8	39.9	48.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	22.6	37.4	9.9	28.2	°C/W
ΨЈТ	Ψ _{JT} Junction-to-top characterization parameter		2.7	4.2	2.5	°C/W
ψ _{JB} Junction-to-board characterization parameter		22.3	37.3	9.9	28.1	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	12.1	13.8	2.8	10.7	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics: Grade 1 Options

 V_{IN} = 14-V, 10- μ F ceramic output capacitor, grade 1 options, T_J = -40°C to +150°C, over operating ambient temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIO	MIN	TYP	MAX	UNIT	
SUPPLY V	OLTAGE AND CURRENT (IN)					
V _{IN}	Input voltage			V _{OUT(NOM)} + V _(Dropout)		40	V
I _(SD)	Shutdown current	EN = 0 V			0.3	1	μΑ
		V _{IN} = 6 V to 40 V, EN ≥ 2 V,	DRV and KVU packages		1.9	3.5	
	Quiescent current	I _{OUT} = 0 mA	DGN package		1.9	5	
I _(Q)	Quiescent current	$V_{IN} = 6 \text{ V to } 40 \text{ V, EN} \ge 2 \text{ V,}$	DRV and KVU packages		2.7	4.5	μΑ
		I _{OUT} = 0.2 mA	DGN package		2.7	6.5	
\/	V undervoltage detection	Ramp V _{IN} down until the output turns OFF				2.7	V
V _(IN, UVLO)	V _{IN} undervoltage detection	Hysteresis			200		mV
ENABLE I	NPUT (EN)						
V _{IL}	Logic-input low level					0.7	V
V _{IH}	Logic-input high level			2			V
REGULAT	ED OUTPUT (OUT)					•	
V _{OUT}	Regulated output	V _{IN} = V _{OUT} + V _(Dropout) to 40 V,	DRV and KVU packages	-1.5%		1.5%	
		I _{OUT} = 1 mA to 300 mA	DGN package	-2%		2%	
V _(Line-Reg)	Line regulation	V _{IN} = 6 V to 40 V, I _{OUT} = 10 mA				10	mV
V _(Load-Reg)	Load regulation	V _{IN} = 14 V, I _{OUT} = 1 mA to 300 mA	DRV and KVU packages			10	mV
. 37			DGN package			20	

6.5 Electrical Characteristics: Grade 1 Options (continued)

 V_{IN} = 14-V, 10- μ F ceramic output capacitor, grade 1 options, T_J = -40°C to +150°C, over operating ambient temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITION	NS	MIN	TYP	MAX	UNIT			
		I _{OUT} = 300 mA	DRV and KVU packages		630	1170					
				DGN package			1000				
		V _{OUT(NOM)} = 5 V	I _{OUT} = 200 mA	DRV and KVU packages		420	780				
				DGN package		400	700				
			I _{OUT} = 100 mA	DRV and KVU packages		210	390				
$V_{(Dropout)}$	Dropout voltage ⁽¹⁾			DGN package		200	350	mV			
						I _{OUT} = 300 mA	DRV and KVU packages		730	1350	
				DGN package			1250				
		V _{OUT} = 3.3 V	I _{OUT} = 200 mA	DRV and KVU packages		475	900				
				DGN package			850				
			I _{OUT} = 100 mA				450				
I _{OUT}	Output current	V _{OUT} in regulation			0		300	mA			
I _(CL)	Output current limit	V _{OUT} short to 90%	× V _{OUT}		310	510	690	mA			
PSRR	Power-supply ripple rejection	$V_{(Ripple)} = 0.5 V_{PP},$ $C_{OUT} = 2.2 \mu F$	$V_{(Ripple)}$ = 0.5 V_{PP} , I_{OUT} = 10 mA, frequency = 100 Hz, C_{OUT} = 2.2 μ F			60		dB			
OPERATII	OPERATING TEMPERATURE RANGE										
T _(SD)	Junction shutdown temperature					175		°C			
T _(HYST)	Hysteresis of thermal shutdown					20		°C			

⁽¹⁾ Dropout is not valid for the 2.5-V output because of the minimum input voltage limits.

6.6 Electrical Characteristics: Grade 0 Options

 V_{IN} = 14-V, 10- μ F ceramic output capacitor, grade 0 options (PWP package), T_{J} = -40°C to +165°C, over operating ambient temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY V	OLTAGE AND CURRENT (I	N)	<u>'</u>			
V _{IN}	Input voltage		V _{OUT(NOM)} + V _(Dropout)		40	V
I _(SD)	Shutdown current	EN = 0 V		0.3	1	μΑ
	Quiescent current	V_{IN} = 6 V to 40 V, EN \geq 2 V, I_{OUT} = 0 mA		1.9	5	
I _(Q)	Quiescent current	$V_{IN} = 6 \text{ V to } 40 \text{ V, EN} \ge 2 \text{ V,}$ $I_{OUT} = 0.2 \text{ mA}$		2.7	6.5	μΑ
V	\/ undervoltage detection	Ramp V _{IN} down until the output turns OFF			2.7	V
$V_{(IN, UVLO)}$	V _{IN} undervoltage detection	Hysteresis		200		mV
ENABLE II	NPUT (EN)		'			
V _{IL}	Logic-input low level				0.7	V
V _{IH}	Logic-input high level		2			V
REGULAT	ED OUTPUT (OUT)					
V _{OUT}	Regulated output	V_{IN} = V_{OUT} + $V_{(Dropout)}$ to 14 V, I_{OUT} = 1 mA to 300 mA	-1.5%		1.5%	


6.6 Electrical Characteristics: Grade 0 Options (continued)

 V_{IN} = 14-V, 10- μ F ceramic output capacitor, grade 0 options (PWP package), T_J = -40°C to +165°C, over operating ambient temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS		TYP	MAX	UNIT
V _(Line-Reg)	Line regulation	V _{IN} = 6 V to 40 V,	I _{OUT} = 10 mA			10	mV
V _(Load-Reg)	Load regulation	V _{IN} = 14 V, I _{OUT} =	1 mA to 300 mA			20	mV
			I _{OUT} = 300 mA		630	1170	
		$V_{OUT(NOM)} = 5 V$	I _{OUT} = 200 mA		420	780	
\ /	D		I _{OUT} = 100 mA		210	390	\/
$V_{(Dropout)}$	Dropout voltage ⁽¹⁾		I _{OUT} = 300 mA		730	1350	mV
		V _{OUT} = 3.3 V	I _{OUT} = 200 mA		475	900	
			I _{OUT} = 100 mA			450	
I _{OUT}	Output current	V _{OUT} in regulation		0		300	mA
I _(CL)	Output current limit	V _{OUT} short to 90%	× V _{OUT}	310	510	690	mA
PSRR	Power-supply ripple rejection	$V_{(Ripple)} = 0.5 V_{PP},$ $C_{OUT} = 2.2 \mu F$	I _{OUT} = 10 mA, frequency = 100 Hz,		60		dB
OPERATII	NG TEMPERATURE RAN	GE					
T _(SD)	Junction shutdown temperature				185		°C
T _(HYST)	Hysteresis of thermal shutdown				20		°C


6.7 Typical Characteristics

 V_{IN} = 14 V, $V_{EN} \ge 2$ V, T_J = -40°C to 150°C (unless otherwise noted)




6.7 Typical Characteristics (continued)

 V_{IN} = 14 V, $V_{EN} \ge 2$ V, T_J = -40°C to 150°C (unless otherwise noted)



6.7 Typical Characteristics (continued)

 V_{IN} = 14 V, V_{EN} \geq 2 V, T_{J} = -40°C to 150°C (unless otherwise noted)




7 Detailed Description

7.1 Overview

The TPS7B82-Q1 is a 40-V, 300-mA low-dropout (LDO) linear regulator with ultra-low quiescent current. This voltage regulator consumes only 3 μ A of quiescent current at light load, and is designed for the automotive always-on application.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Device Enable (EN)

The EN pin is a high-voltage-tolerant pin. A high input activates the device and turns the regulation ON. Connect this pin to an external microcontroller or a digital circuit to enable and disable the device, or connect to the IN pin for self-bias applications.

7.3.2 Undervoltage Shutdown

This device has an integrated undervoltage lockout (UVLO) circuit to shut down the output if the input voltage (V_{IN}) falls below an internal UVLO threshold $(V_{(UVLO)})$. This threshold limit ensures that the regulator does not latch into an unknown state during low-input-voltage conditions. If the input voltage has a negative transient that drops below the UVLO threshold and recovers, the regulator shuts down and powers up with a normal power-up sequence when the input voltage is above the required level.

7.3.3 Current Limit

This device features current-limit protection to keep the device in a safe operating area when an overload or output short-to-ground condition occurs. This limit protects the device from excessive power dissipation. For example, during a short-circuit condition on the output, fault protection limits the current through the pass element to $I_{(LIM)}$ to protect the device from excessive power dissipation.

7.3.4 Thermal Shutdown

This device incorporates a thermal shutdown (TSD) circuit as a protection from overheating. For continuous normal operation, the junction temperature must not exceed the TSD trip point. The junction temperature exceeding the TSD trip point causes the output to turn off. When the junction temperature falls below the TSD trip point minus thermal shutdown hysteresis, the output turns on again.

7.4 Device Functional Modes

7.4.1 Operation With V_{IN} Lower Than 3 V

The device normally operates with input voltages above 3 V. The device can also operate at lower input voltages; the maximum UVLO voltage is 2.7 V. At input voltages below the actual UVLO voltage, the device does not operate.

7.4.2 Operation With V_{IN} Larger Than 3 V

When V_{IN} is greater than 3 V, if V_{IN} is also higher than the output set value plus the device dropout voltage, V_{OUT} is equal to the set value. Otherwise, V_{OUT} is equal to V_{IN} minus the dropout voltage.

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The TPS7B82-Q1 is a 300-mA, 40-V low-dropout linear regulator with ultra-low quiescent current. The PSpice transient model is available for download on the product folder and can be used to evaluate the basic function of the device.

8.2 Typical Application

Figure 8-1 shows a typical application circuit for the TPS7B82-Q1. Different values of external components can be used, depending on the end application. An application may require a larger output capacitor during fast load steps to prevent a large drop on the output voltage. Use a low-ESR ceramic capacitor with a dielectric of type X5R or X7R.




Figure 8-1. TPS7B82-Q1 Typical Application Schematic

8.2.1 Design Requirements

For this design example, use the parameters listed in Table 8-1.

Table 8-1. Design Requirements Parameters

PARAMETER	VALUE
Input voltage range	3 V to 40 V
Output voltage	5 V or 3.3 V
Output current	300 mA maximum

8.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range
- · Output voltage
- Output current

8.2.2.1 Input Capacitor

Although an input capacitor is not required for stability, good analog design practice is to connect a 10-µF to 22-µF capacitor from IN to GND. This capacitor counteracts reactive input sources and improves transient response, input ripple rejection, and PSRR. The voltage rating must be greater than the maximum input voltage.

8.2.2.2 Output Capacitor

To ensure the stability of the TPS7B82-Q1, the device requires an output capacitor with a value in the range from 1 μ F to 200 μ F and with an ESR range between 0.001 Ω and 5 Ω . Select a ceramic capacitor with low ESR to improve the load transient response.

8.2.3 Application Curve




Figure 8-2. TPS7B82-Q1 Power-Up Waveform (5 V)

9 Power Supply Recommendations

The device is designed to operate from an input voltage supply range from 3 V to 40 V. This input supply must be well regulated. If the input supply is located more than a few inches from the TPS7B82-Q1, add a capacitor with a value greater than or equal to 10 μ F with a 0.1- μ F bypass capacitor in parallel at the input.

10 Layout

10.1 Layout Guidelines

For LDO power supplies, especially high-voltage and large output current supplies, layout is an important step. If layout is not carefully designed, the regulator can fail to deliver enough output current because of thermal limitation. To improve the thermal performance of the device, and to maximize the current output at high ambient temperature, spread the copper under the thermal pad as far as possible and place enough thermal vias on the copper under the thermal pad. Figure 10-1 shows an example layout.

10.2 Layout Example




Figure 10-1. TPSB82-Q1 Example Layout Diagram

11 Device and Documentation Support

11.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.3 Trademarks

PowerPAD™ and TI E2E™ are trademarks of Texas Instruments. All trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most-current data available for the designated device. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	Package		Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS7B8225QDGNRQ1	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 150	1QFX	Samples
TPS7B8233EPWPRQ1	ACTIVE	HTSSOP	PWP	14	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 150	7B8233E	Samples
TPS7B8233QDGNRQ1	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 150	1GGX	Samples
TPS7B8233QDRVRQ1	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	10RH	Samples
TPS7B8233QKVURQ1	ACTIVE	TO-252	KVU	5	2500	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 150	7B8233Q1	Samples
TPS7B8250EPWPRQ1	ACTIVE	HTSSOP	PWP	14	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 150	7B8250E	Samples
TPS7B8250QDGNRQ1	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 150	19TX	Samples
TPS7B8250QDRVRQ1	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	1UFH	Samples
TPS7B8250QKVURQ1	ACTIVE	TO-252	KVU	5	2500	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 150	7B8250Q1	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

PACKAGE OPTION ADDENDUM

20-Aug-2021


(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7B8225QDGNRQ1	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS7B8233EPWPRQ1	HTSSOP	PWP	14	2500	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TPS7B8233QDGNRQ1	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS7B8233QDRVRQ1	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS7B8233QKVURQ1	TO-252	KVU	5	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
TPS7B8250EPWPRQ1	HTSSOP	PWP	14	2500	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TPS7B8250QDGNRQ1	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS7B8250QDRVRQ1	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS7B8250QKVURQ1	TO-252	KVU	5	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2

PACKAGE MATERIALS INFORMATION

3-Jun-2022




*All dimensions are nominal

Device	evice Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TPS7B8225QDGNRQ1	HVSSOP	DGN	8	2500	366.0	364.0	50.0	
TPS7B8233EPWPRQ1	HTSSOP	PWP	14	2500	356.0	356.0	35.0	
TPS7B8233QDGNRQ1	HVSSOP	DGN	8	2500	366.0	364.0	50.0	
TPS7B8233QDRVRQ1	WSON	DRV	6	3000	210.0	185.0	35.0	
TPS7B8233QKVURQ1	TO-252	KVU	5	2500	340.0	340.0	38.0	
TPS7B8250EPWPRQ1	HTSSOP	PWP	14	2500	356.0	356.0	35.0	
TPS7B8250QDGNRQ1	HVSSOP	DGN	8	2500	366.0	364.0	50.0	
TPS7B8250QDRVRQ1	WSON	DRV	6	3000	210.0	185.0	35.0	
TPS7B8250QKVURQ1	TO-252	KVU	5	2500	340.0	340.0	38.0	

3 x 3, 0.65 mm pitch


SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PowerPAD[™] VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



NOTES:


PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.


SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.

SMALL OUTLINE PACKAGE



NOTES: (continued)


^{10.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{11.} Board assembly site may have different recommendations for stencil design.

4.4 x 5.0, 0.65 mm pitch


PLASTIC SMALL OUTLINE

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PWP (R-PDSO-G14)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com www.ti.com.

 E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153


PWP (R-PDSO-G14) PowerPAD™ SMALL PLASTIC OUTLINE

THERMAL INFORMATION

This PowerPADTM package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Exposed Thermal Pad Dimensions

4206332-2/AO 01/16

NOTE: A. All linear dimensions are in millimeters

PWP (R-PDSO-G14)


PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.


 F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).


 5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- The center lead is in electrical contact with the exposed thermal tab.
- D. Body Dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.006 (0,15) per side.
- E. Falls within JEDEC TO-252 variation AD.

KVU (R-PSFM-G5)

PLASTIC FLANGE MOUNT PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-SM-782 is an alternate information source for PCB land pattern designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in thermal pad.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated