

# SGM4551 Dual Bidirectional I<sup>2</sup>C Bus and SMBus Voltage-Level Translator

### **GENERAL DESCRIPTION**

This dual bidirectional  $I^2C$  and SMBus voltage-level translator, with an enable (EN) input, is operational from 1.2V to 3.3V V<sub>REF1</sub> and 1.8V to 5.5V V<sub>REF2</sub>.

The SGM4551 allows bidirectional voltage translation between 1.2V and 5V, without the use of a direction pin. The low ON-state resistance ( $R_{ON}$ ) of the switch allows connections to be made with minimal propagation delay. When EN is high, the translator switch is on, and the SCL1 and SDA1 I/Os are connected to the SCL2 and SDA2 I/Os, respectively, allowing bidirectional data flow between ports. When EN is low, the translator switch is off, and a high-impedance state exists between ports.

In  $I^2C$  applications, the bus capacitance limit of 400pF restricts the number of devices and bus length. Using the SGM4551 enables the system designer to isolate two halves of a bus; thus, more  $I^2C$  devices or longer trace length can be accommodated.

The SGM4551 also can be used to run two buses, one at 400kHz operating frequency and the other at 100kHz operating frequency. If the two buses are operating at different frequencies, the 100kHz bus must be isolated when the 400kHz operation of the other bus is required. If the master is running at 400kHz, the maximum system operating frequency may be less than 400kHz because of the delays added by the repeater.

As with the standard  $I^2C$  system, pullup resistors are required to provide the logic high levels on the translator's bus. The SGM4551 has a standard open-drain configuration of the  $I^2C$  bus. The size of these pullup resistors depends on the system, but each side of the repeater must have a pullup resistor. The device is designed to work with standard-mode and fast-mode  $I^2C$  devices, in addition to SMBus devices. Standard-mode  $I^2C$  devices only specify 3mA in a generic  $I^2C$  system where standard-mode devices and multiple masters are possible. Under certain conditions, high termination currents can be used.

When the SDA1 or SDA2 port is low, the clamp is in the on state, and a low resistance connection exists between the SDA1 and SDA2 ports. Assuming the higher voltage is on the SDA2 port when the SDA2 port is high, the voltage on the SDA1 port is limited to the voltage set by  $V_{REF1}$ . When the SDA1 port is high, the SDA2 port is pulled to the drain pullup supply voltage ( $V_{DPU}$ ) by the pullup resistor. This functionality allows a seamless translation between higher and lower voltages selected by the user, without the need for directional control. The SCL1/SCL2 channel also functions as the SDA1/SDA2 channel.

All channels have the same electrical characteristics, and there is minimal deviation from one output to another in voltage or propagation delay. This is a benefit over discrete transistor voltage translation solutions, since the fabrication of the switch is symmetrical. The translator provides excellent ESD protection to lower-voltage devices and at the same time protects less ESD-resistant devices.

The SGM4551 is available in Green SOT-23-8 and XTDFN-1.4×1-8L packages. It operates over an ambient temperature range of -40°C to +85°C.




SG Micro Corp www.sg-micro.com

## FEATURES

- 2-Bit Bidirectional Translator for SDA and SCL Lines in Mixed-Mode I<sup>2</sup>C Applications
- I<sup>2</sup>C and SMBus Compatible
- Less than 5.5ns Propagation Delay to Accommodate Standard-Mode and Fast-Mode I<sup>2</sup>C Devices and Multiple Masters
- Allows Voltage-Level Translator Between
  1.2V V<sub>REF1</sub> and 1.8V, 2.5V, 3.3V, or 5V V<sub>REF2</sub>
  1.8V V<sub>REF1</sub> and 2.5V, 3.3V, or 5V V<sub>REF2</sub>
  - 2.5V  $V_{\text{REF1}}$  and 3.3V or 5V  $V_{\text{REF2}}$
  - 3.3V  $V_{\text{REF1}}$  and 5V  $V_{\text{REF2}}$
- Provides Bidirectional Voltage Translation with No Direction Pin

## PIN CONFIGURATIONS (TOP VIEW)

- Dual Bidirectional I<sup>2</sup>C Bus and SMBus Voltage-Level Translator
- Low 3.5Ω ON-State Connection Between Input and Output Ports Provides Less Signal Distortion
- Open-Drain I<sup>2</sup>C I/O Ports (SCL1, SDA1, SCL2, and SDA2)
- 5V Tolerant I<sup>2</sup>C I/O Ports to Support Mixed-Mode Signal Operation
- High-Impedance SCL1, SDA1, SCL2, and SDA2 Pins for EN = Low
- Lock-Up-Free Operation for Isolation When EN = Low
- Flow-Through Pinout for Ease of Printed Circuit Board Trace Routing
- Available in Green SOT-23-8 and XTDFN-1.4×1-8L Packages



## PIN DESCRIPTION

	PIN	NAME	FUNCTION
SOT-23-8	XTDFN-1.4×1-8L		FUNCTION
1	8	EN	Switch Enable Input.
2	7	$V_{REF2}$	High-Voltage Side Reference Supply Voltage for SCL2 and SDA2.
3	6	SCL2	Serial Clock, High-Voltage Side.
4	5	SDA2	Serial Data, High-Voltage Side.
5	4	SDA1	Serial Data, Low-Voltage Side.
6	3	SCL1	Serial Clock, Low-Voltage Side.
7	2	$V_{REF1}$	Low-Voltage Side Reference Supply Voltage for SCL1 and SDA1.
8	1	GND	Ground, 0V.



# Dual Bidirectional I<sup>2</sup>C Bus and SMBus Voltage-Level Translator

### **PACKAGE/ORDERING INFORMATION**

MODEL	PACKAGE DESCRIPTION	ORDERING NUMBER	PACKAGE MARKING	PACKAGE OPTION
SGM4551	SOT-23-8	SGM4551YN8G/TR	SKFXX	Tape and Reel, 3000
3GIWI4551	XTDFN-1.4×1-8L	SGM4551YXDO8G/TR	NOX	Tape and Reel, 5000

NOTE: **X** = Date Code, **XX** = Date Code.

<b>SKF</b> X X Date code - Month ("A" = Jan. "B" = Feb. ··· "L" = Dec Date code - Year ("A" = 2010, "B" = 2011 ···) Chip I.D.
--

For example: SKFDB (2013, February)

## ABSOLUTE MAXIMUM RATINGS

DC Reference Voltage Range, VREF1	0.3V to 6V
DC Reference Bias Voltage Range, VREF2	
Input Voltage Range <sup>(2)</sup> , V <sub>1</sub>	
Input/Output Voltage Range <sup>(2)</sup> , V <sub>I/O</sub>	0.3V to 6V
Continuous Channel Current	64mA
Input Clamp Current, V <sub>I</sub> < 0	50mA
Operating Temperature Range	40°C to +85°C
Junction Temperature	150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (Soldering, 10sec)	260°C
ESD Susceptibility	
HBM	3000V
MM	300V

#### NOTES:

1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2. The input and input/output negative voltage ratings may be exceeded if the input and output current ratings are observed.

## CAUTION


This integrated circuit can be damaged by ESD if you don't pay attention to ESD protection. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

SGMICRO reserves the right to make any change in circuit design, specification or other related things if necessary without notice at any time. Please contact SGMICRO sales office to get the latest datasheet.



# Dual Bidirectional I<sup>2</sup>C Bus and SMBus Voltage-Level Translator

# LOGIC DIAGRAM



## **FUNCTION TABLE**

INPUT EN <sup>(1)</sup> TRANSLATOR FUNCTION					
н	SCL1 = SCL2, SDA1 = SDA2				
L	Disconnect				

NOTE:

1. The SCL switch conducts if EN is ≥ 1V higher than SCL1 or SCL2. The same is true of SDA. H = HIGH level, L = LOW level.



# Dual Bidirectional I<sup>2</sup>C Bus and SMBus Voltage-Level Translator

# **ELECTRICAL CHARACTERISTICS**

(Full = -40°C to +85°C, typical values are at  $T_A$  = +25°C, unless otherwise specified.)

PARAMETE	R	CONDITION	TEMP	MIN	TYP	MAX	UNITS	
Input/Output Voltage (VI/O)		SCL1, SDA1, SCL2, S	SDA2	Full	0		5	V
Reference Voltage (V <sub>REF1</sub> )				Full	0		5	V
Reference Voltage (V <sub>REF2</sub> )				Full	0		5	V
Enable Input Voltage (V <sub>EN</sub> )				Full	0		5	V
Pass Switch Current (IPASS)				Full			64	mA
Input Clamp Voltage (V <sub>IK</sub> )		I <sub>I</sub> = -18mA, EN = 0V		Full			-1.2	V
Input Leakage Current (I <sub>IH</sub> )		V <sub>I</sub> = 5V, EN = 0V		Full			8	μA
Enable Leakage Current (I <sub>EN</sub> )		V <sub>1</sub> = 5V		Full			1	μA
Input Capacitance (CI(EN))	Input Capacitance (C <sub>I(EN)</sub> )		V <sub>I</sub> = 3V or 0V			15		pF
Off Capacitance (CIO(OFF))	SCLn, SDAn	$V_0 = 3V \text{ or } 0V, EN = 0$	V <sub>0</sub> = 3V or 0V, EN = 0V			8		pF
On Capacitance (C <sub>IO(ON)</sub> )	SCLn, SDAn	V <sub>0</sub> = 3V or 0V, EN = 3	3V	+25°C		7		pF
			EN = 4.5V	Full		3.5	5.5	
		V <sub>1</sub> = 0V, I <sub>0</sub> = 64mA	EN = 3.0V	Full		3.8	6.0	
		$v_1 = 0v, v_0 = 6411A$	EN = 2.3V	Full		4.0	6.0	Ω
ON-State Resistance (R <sub>ON</sub> ) <sup>(1)</sup>	SCLn, SDAn		EN = 1.5V	Full		4.5	6.5	
		(-24)(-45-4)	EN = 4.5V	Full	1.5	4.5	7.0	
		$V_1 = 2.4V, I_0 = 15mA$	EN = 3.0V	Full	11	40	65	
		V <sub>I</sub> = 1.7V, I <sub>O</sub> = 15mA	EN = 2.3V	Full	9	35	58	

#### NOTE:

1. Measured by the voltage drop between the SCL1 and SCL2, or SDA1 and SDA2 terminals, at the indicated current through the switch. ON-state resistance is determined by the lowest voltage of the two terminals.



# Dual Bidirectional I<sup>2</sup>C Bus and SMBus Voltage-Level Translator

# **ELECTRICAL CHARACTERISTICS**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>L</sub> = 50pF	C <sub>L</sub> = 30pF	C <sub>L</sub> = 15pF	UNITS			
AC PERFORMAN	CE (TRANSLATING	G DOWN) <sup>(2)</sup> - Swite	ching Characteris	tics					
(Typical values are	e at T <sub>A</sub> = +25°C, EN	= 3.3V, V <sub>IH</sub> = 2.3V,	$V_{IL} = 0V, V_M = 1.15$	5V, unless otherwis	e specified.) (See F	igure 1)			
t <sub>PLH</sub>	SCL2 or SDA2	SCL1 or SDA1	0.9	0.7	0.5	20			
t <sub>PHL</sub>	SCLZ OF SDAZ	SCLI OF SDAT	0.9	0.7	0.5	ns			
AC PERFORMAN	CE (TRANSLATING	G DOWN) <sup>(2)</sup> - Swite	ching Characteris	tics					
(Typical values are	(Typical values are at $T_A = +25^{\circ}C$ , EN = 2.5V, $V_{IH} = 1.5V$ , $V_{IL} = 0V$ , $V_M = 0.75V$ , unless otherwise specified.) (See Figure 1)								
t <sub>PLH</sub>	SCL2 or SDA2	SCL1 or SDA1	0.9	0.7	0.5	ns			
t <sub>PHL</sub>	SCEZ OF SDAZ	SCET OF SDAT	0.9	0.7	0.5	115			
AC PERFORMAN	CE (TRANSLATING	G UP) <sup>(3)</sup> - Switchin	ng Characteristics						
(Typical values an specified.) (See Fig	e at T <sub>A</sub> = +25°C, E gure 1)	$N = 3.3V, V_{IH} = 2$	$1.3V, V_{IL} = 0V, V_{T}$	= 3.3V, V <sub>M</sub> = 1.15	V, $R_L$ = 300 $\Omega$ , unle	ess otherwise			
t <sub>PLH</sub>	SCL1 or SDA1	SCL2 or SDA2	1	0.8	0.6	20			
t <sub>PHL</sub>	SCLIDISDAT	SCLZ OF SDAZ	1	0.8	0.6	ns			
AC PERFORMAN	CE (TRANSLATING	G UP) <sup>(3)</sup> - Switchin	g Characteristics						
(Typical values ar	(Typical values are at $T_A = +25^{\circ}$ C, EN = 2.5V, $V_{IH} = 1.5$ V, $V_{IL} = 0$ V, $V_T = 2.5$ V, $V_M = 0.75$ V, $R_L = 300\Omega$ , unless otherwise								
specified.) (See Fig	gure 1)								
t <sub>PLH</sub>	SCL1 or SDA1	SCL2 or SDA2	1	0.8	0.6	ns			
t <sub>PHL</sub>	COLT OF ODAT		1	0.8	0.6	113			

NOTES:


2. TRANSLATING DOWN: The higher voltage side driving toward the lower voltage side.

3. TRANSLATING UP: The lower voltage side driving toward the higher voltage side.



# Dual Bidirectional I<sup>2</sup>C Bus and SMBus Voltage-Level Translator

# PARAMETER MEASUREMENT INFORMATION



NOTES:

- 1. C<sub>L</sub> includes probe and jig capacitance.
- 2. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10MHz, Z<sub>0</sub> = 50 $\Omega$ , t<sub>r</sub>  $\leq$  2ns, t<sub>f</sub>  $\leq$  2ns.
- 3. The outputs are measured one at a time, with one transition per measurement.

Figure 1. Load Circuit for Outputs



# Dual Bidirectional I<sup>2</sup>C Bus and SMBus Voltage-Level Translator

## **APPLICATION INFORMATION**

#### General Applications of I<sup>2</sup>C

In  $I^2C$  applications, the bus capacitance limit of 400pF restricts the number of devices and bus length. Using the SGM4551 enables the system designer to isolate two halves of a bus; thus, more  $I^2C$  devices or longer trace length can be accommodated.

The SGM4551 also can be used to run two buses, one at 400kHz operating frequency and the other at 100kHz operating frequency. If the two buses are operating at different frequencies, the 100kHz bus must be isolated when the 400kHz operation of the other bus is required. If the master is running at 400kHz, the maximum system operating frequency may be less than 400kHz because of the delays added by the repeater.

As with the standard  $I^2C$  system, pullup resistors are required to provide the logic high levels on the translator's bus. The SGM4551 has a standard open-drain configuration of the  $I^2C$  bus. The size of these pullup resistors depends on the system, but each side of the repeater must have a pullup resistor. The device is designed to work with standard-mode and fast-mode  $I^2C$ devices, in addition to SMBus devices. Standard-mode  $I^2C$  devices only specify 3mA in a generic  $I^2C$  system where standard-mode devices and multiple masters are possible. Under certain conditions, high termination currents can be used.




Figure 2. Typical Application Circuit (Switch Always Enabled)

#### Table 1. Application Operating Conditions (1)

PARAMETER	MIN	TYP	MAX	UNITS
Reference Voltage (V <sub>REF2</sub> )	V <sub>REF1</sub> + 0.6	2.1	5	V
Enable Input Voltage (V <sub>EN</sub> )	V <sub>REF1</sub> + 0.6	2.1	5	V
Reference Voltage (V <sub>REF1</sub> )	0	1.5	4.4	V
Pass Switch Current (IPASS)		14		mA
Reference-Transistor Current (IREF)		5		μA
Operating Temperature Range (T <sub>A</sub> )	-40		85	°C

#### NOTE:

1. All typical values are at  $T_A$  = +25°C.



SG Micro Corp www.sg-micro.com

# **APPLICATION INFORMATION**




Figure 3. Typical Application Circuit (Switch Enable Control)

### **Bidirectional Translation**

For the bidirectional clamping configuration (higher voltage to lower voltage or lower voltage to higher voltage), the EN input must be connected to V<sub>REF2</sub> and both pins pulled to high-side V<sub>DPU</sub> through a pullup resistor (typically 200k $\Omega$ ). This allows V<sub>REF2</sub> to regulate the EN input. A filter capacitor on  $V_{REF2}$  is recommended. The I<sup>2</sup>C bus master output can be totem pole or open drain (pullup resistors may be required) and the I<sup>2</sup>C bus device output can be totem pole or open drain (pullup resistors are required to pull the SCL2 and SDA2 outputs to V<sub>DPU</sub>). However, if either output is totem pole, data must be unidirectional or the outputs must be 3-stateable and be controlled by some direction-control mechanism to prevent high-to-low contentions in either direction. If both outputs are open drain, no direction control is needed.

The reference supply voltage (V<sub>REF1</sub>) is connected to the processor core power-supply voltage.

### **Sizing Pullup Resistor**

The pullup resistor value needs to limit the current through the pass transistor, when it is in the on state, to about 15mA. This ensures a pass voltage of 260mV to 350mV. If the current through the pass transistor is higher than 15mA, the pass voltage also is higher in the on state. To set the current through each pass transistor at 15mA, the pullup resistor value is calculated as:

$$R_{PU} = \frac{V_{DPU} - 0.35V}{0.015A}$$

Table 2 summarizes resistor values, reference voltages, and currents at 15mA, 10mA, and 3mA. The resistor value shown in the +10% column (or a larger value) should be used to ensure that the pass voltage of the transistor is 350mV or less. The external driver must be able to sink the total current from the resistors on both sides of the SGM4551 device at 0.175V, although the 15mA applies only to current flowing through the SGM4551 device.



# **APPLICATION INFORMATION**

#### Table 2. Pullup Resistor Values (1) (2)

	PULLUP RESISTOR VALUE ( $\Omega$ )									
V	15m	A	10m	A	3m	Α				
V <sub>DPU</sub>	NOMINAL	+10% <sup>(3)</sup>	NOMINAL	+10% <sup>(3)</sup>	NOMINAL	+10% <sup>(3)</sup>				
5V	310	341	465	512	1550	1705				
3.3V	197	217	295	325	983	1082				
2.5V	143	158	215	237	717	788				
1.8V	97	106	145	160	483	532				
1.5V	77	85	115	127	383	422				
1.2V	57	63	85	94	283	312				

NOTES:

1. Calculated for  $V_{OL}$  = 0.35V.

2. Assumes output driver  $V_{OL}$  = 0.175V at stated current.

3. +10% to compensate for  $V_{\text{DD}}$  range and resistor tolerance.

#### SGM4551 Bandwidth

The maximum frequency of the SGM4551 is dependent on the application. The device can operate at speeds of > 100MHz given the correct conditions. The maximum frequency is dependent upon the loading of the application. The SGM4551 behaves like a standard switch where the bandwidth of the device is dictated by the on resistance and on capacitance of the device.

The -3dB point of the SGM4551 is about 500MHz. However, this measurement is an analog type of measurement. For digital applications the signal should not degrade up to the fifth harmonic of the digital signal. As a rule of thumb, the frequency bandwidth should be at least five times the maximum digital clock rate. This component of the signal is very important in determining the overall shape of the digital signal. In the case of the SGM4551, digital clock frequency of > 100MHz can be achieved.

The SGM4551 does not provide any drive capability. Therefore, higher frequency applications will require higher drive strength from the host side. No pullup resistor is needed on the host side (3.3V) if the SGM4551 is being driven by standard CMOS totem pole output driver. Ideally, it is best to minimize the trace length from the SGM4551 on the sink side (1.8V) to minimize signal degradation.

You can then use a simple formula to compute the maximum "practical" frequency component, or the "knee"

frequency ( $f_{knee}$ ). All fast edges have an infinite spectrum of frequency components. However, there is an inflection (or "knee") in the frequency spectrum of fast edges where frequency components higher than  $f_{knee}$  are insignificant in determining the shape of the signal.

To calculate fknee:

 $f_{knee} = 0.5/RT(10 - 90\%)$  $f_{knee} = 0.4/RT(20 - 80\%)$ 

For signals with rise time characteristics based on 10 to 90 percent thresholds,  $f_{knee}$  is equal to 0.5 divided by the rise time of the signal. For signals with rise time characteristics based on 20 to 80 percent thresholds, which is very common in many of today's device specifications,  $f_{knee}$  is equal to 0.4 divided by the rise time of the signal.

Some guidelines to follow that will help maximize the performance of the device:

1. Keep trace length to a minimum by placing the SGM4551 close to the  $I^2C$  output of the processor.

2. The trace length should be less than half the time of flight to reduce ringing and line reflections or non monotonic behavior in the switching region.


3. To reduce overshoots, a pullup resistor can be added on the 1.8V side; be aware that a slower fall time is to be expected.




# Dual Bidirectional I<sup>2</sup>C Bus and SMBus Voltage-Level Translator


# PACKAGE OUTLINE DIMENSIONS


SOT-23-8





RECOMMENDED LAND PATTERN (Unit: mm)





Symbol	-	nsions meters	Dimensions In Inches			
	MIN	MAX	MIN	MAX		
A	1.050	1.250	0.041	0.049		
A1	0.000	0.100	0.000	0.004		
A2	1.050	1.150	0.041	0.045		
b	0.300	0.500	0.012	0.020		
С	0.100	0.200	0.004	0.008		
D	2.820	3.020	0.111	0.119		
E	1.500	1.700	0.059	0.067		
E1	2.650	2.950	0.104	0.116		
e	0.650	BSC	0.026	BSC		
e1	0.975	BSC	0.038	BSC		
L	0.300	0.600	0.012	0.024		
θ	0°	8°	0°	8°		



k


1.20

N1

L1

# PACKAGE OUTLINE DIMENSIONS

## XTDFN-1.4×1-8L





SIDE VIEW



RECOMMENDED LAND PATTERN (Unit: mm)

0.20 –


0.35

Symbol		nsions imeters	Dimensions In Inches			
	MIN	MAX	MIN	MAX		
A	0.340	0.400	0.013	0.016		
A1	0.000	0.050	0.000	0.002		
A2	0.110	REF	0.004	REF		
D	1.350	1.450	0.053	0.057		
E	0.950	1.050	0.037	0.041		
k	0.20	D MIN	300.0	3 MIN		
b	0.150	0.200	0.006	0.008		
е	0.350	) TYP	0.014	ТҮР		
L	0.250	0.350	0.010	0.014		
L1	0.350	0.450	0.014	0.018		



# TAPE AND REEL INFORMATION

### **REEL DIMENSIONS**



NOTE: The picture is only for reference. Please make the object as the standard.


### KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
SOT-23-8	7″	9.5	3.17	3.23	1.37	4.0	4.0	2.0	8.0	Q3
XTDFN-1.4×1-8L	7″	9.5	1.15	1.6	0.5	4.0	4.0	2.0	8.0	Q1



# Dual Bidirectional I<sup>2</sup>C Bus and SMBus Voltage-Level Translator

### **CARTON BOX DIMENSIONS**



NOTE: The picture is only for reference. Please make the object as the standard.

### **KEY PARAMETER LIST OF CARTON BOX**

Reel Type	Length (mm)	Width (mm)	Height (mm)	Pizza/Carton
7" (Option)	368	227	224	8
7"	442	410	224	18

