TPS54302 4.5-V to 28-V Input, 3-A Output, EMI Friendly Synchronous Step-Down Converter


1 Features

- 4.5-V to 28-V Wide Input Voltage Range
- Integrated 85-mΩ and 40-mΩ MOSFETs for 3-A, Continuous Output Current
- Low 2-µA Shutdown, 45-µA Quiescent Current
- Internal 5-mS Soft-Start
- Fixed 400-kHz Switching Frequency
- Frequency Spread Spectrum to Reduce EMI
- Advanced Eco-mode[™] Pulse Skip
- Peak Current Mode Control
- Internal Loop Compensation
- Overcurrent Protection for Both MOSFETs with Hiccup Mode Protection
- Over Voltage Protection
- Thermal Shutdown
- SOT-23 (6) Package

2 Applications

- 12-V, 24-V Distributed Power-Bus Supply
- Industry Application
 - White Goods
- Consumer Application
 - Audio
 - STB, DTV
 - Printer

Simplified Schematic



3 Description

The TPS54302 is a 4.5-V to 28-V input voltage range, 3-A synchronous buck converter. The device includes two integrated switching FETs, internal loop compensation and 5-ms internal soft start to reduce component count.

By integrating the MOSFETs and employing the SOT-23 package, the TPS54302 achieves the high power density and offers a small footprint on the PCB.

Advanced Eco-mode implementation maximizes the light load efficiency and reduces the power loss.

In the TPS54302, the frequency spread spectrum operation is introduced for EMI reduction.

Cycle-by-cycle current limit in both high-side MOSFET protects the converter in an overload condition and is enhanced by a low-side MOSFET freewheeling current limit which prevents current runaway. Hiccup mode protection is triggered if the overcurrent condition has persisted for longer than the present time.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS54302	SOT-23(6)	1.60 mm × 2.90 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Efficiency vs Output Current





Table of Contents

ges from Original (May 2016) to Revision A			Page
Revision History			
7.2 Functional Block Diagram	8	Information	22
7.1 Overview	8		
Detailed Description	8		
6.7 Typical Characteristics	6		
6.6 Timing Requirements	5		
6.5 Electrical Characteristics	<u>5</u>	•	
6.4 Thermal Information	4		
6.3 Recommended Operating Conditions	4		
6.2 ESD Ratings	4	· · · · · · · · · · · · · · · · · · ·	
		-	
Specifications	4		
Pin Configuration and Functions	3		
Revision History	<mark>2</mark>		
Description	1	• • • • • • • • • • • • • • • • • • • •	
Applications	1		
Features	1		
	Applications Description Revision History. Pin Configuration and Functions Specifications. 6.1 Absolute Maximum Ratings 6.2 ESD Ratings. 6.3 Recommended Operating Conditions. 6.4 Thermal Information. 6.5 Electrical Characteristics. 6.6 Timing Requirements. 6.7 Typical Characteristics. Detailed Description 7.1 Overview.	6.2 ESD Ratings	Applications 1 7.4 Device Functional Modes Description 1 8 Application and Implementation 8.1 Application Information 8.2 Typical Application 9 Power Supply Recommendations 9 Power Supply Recommendations 10.1 Layout Guidelines 10.2 Layout Example 10.2 Layout Example 10.2 Layout Example 11.1 Community Resources 11.1 Community Resources 11.2 Trademarks 11.3 Electrostatic Discharge Caution 11.4 Glossary 12.4 Mechanical, Packaging, and Orderable Information 12.4 Mechanical, Packaging, and Orderable Information 13.4 Mechanical, Packaging, and Orderable Information 14.5 Functional Block Diagram 15.5 Packaging and Orderable Information 15.5 Packaging Packaging and Orderable Information 15.5 Packaging Packagin

5 Pin Configuration and Functions



Pin Functions

PI	N	TYPE(1)	DESCRIPTION
NAME	NO.	I I PE\"	DESCRIPTION
воот	6	0	Supply input for the high-side NFET gate drive circuit. Connect a 0.1-µF capacitor between BOOT and SW pins.
EN	5	I	This pin is the enable pin. Float the EN pin to enable.
FB	4	I	Converter feedback input. Connect to output voltage with feedback resistor divider.
GND	1	_	Ground pin Source terminal of low-side power NFET as well as the ground terminal for controller circuit. Connect sensitive VFB to this GND at a single point.
SW	2	0	Switch node connection between high-side NFET and low-side NFET.
VIN	3	_	Input voltage supply pin. The drain terminal of high-side power NFET.

⁽¹⁾ O = Output; I = Input

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
	VIN	-0.3	30	٧
Input voltage range, V _I	EN	-0.3	7	٧
	FB	-0.3	7	٧
	BOOT-SW	-0.3	7	V
Output voltage range, V _O	SW	-0.3	30	V
	SW (20 ns transient)	- 5	30	V
Operating junction temperature, T _J		-40	150	°C
Storage temperature range, T _{stg}		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
.,		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±4000	V
V _(ESD) discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1500	V	

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
VI		VIN	4.5	28	V
	Input voltage range	EN	-0.1	7	V
		FB	-0.1	7	V
V	Output valta na nana	BOOT-SW	-0.1	7	V
Vo	Output voltage range	SW	-0.1	28	٧
T_{J}	Operating junction temper	-40	125	°C	

6.4 Thermal Information

		TPS54302	
	THERMAL METRIC ⁽¹⁾	DDC (SOT-23)	UNIT
		6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	87.1	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	35.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	14.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	14.2	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.5 Electrical Characteristics

The electrical ratings specified in this section apply to all specifications in this document, unless otherwise noted. These specifications are interpreted as conditions that do not degrade the device parametric or functional specifications for the life of the product containing it. $T_J = -40$ °C to +125°C, $V_{IN} = 4.5$ V to 28 V, (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT SUPP	LY					
V _{IN}	Input voltage range		4.5		28	V
IQ	Non switching quiescent current	EN =5 V, VFB = 1 V		45		μΑ
I _{OFF}	Shut down current	EN = GND		2		μΑ
	VINI and a scale and lead and	Rising V _{IN}	3.8	4.1	4.4	V
$V_{IN(UVLO)}$	VIN under voltage lockout	Falling V _{IN}	3.3	3.6	3.9	V
, ,	Hysteresis		400	480	560	mV
ENABLE (EN	PIN)					
V _(EN_RISING)	Facility through and	Rising		1.21	1.28	V
V _(EN_FALLING)	Enable threshold	Falling	1.1	1.19		V
I _(EN_INPUT)	Input current	V _{EN} = 1 V		0.7		μΑ
I _(EN_HYS)	Hysteresis current	V _{EN} = 1.5 V		1.55		μΑ
FEEDBACK A	AND ERROR AMPLIFIER					
V_{FB}	Feedback Voltage	V _{IN} = 12 V	0.581	0.596	0.611	V
PULSE SKIP	MODE					
I _(SKIP) ⁽¹⁾	Pulse skip mode peak inductor current threshold	V _{IN} = 12 V, V _{OUT} = 5 V, L = 10 μH		500		mA
POWER STA	GE					
R _(HSD)	High-side FET on resistance	$T_A = 25^{\circ}C, V_{BST} - SW = 6 V$		85		mΩ
R _(LSD)	Low-side FET on resistance	T _A = 25°C, V _{IN} = 12		40		mΩ
CURRENT LI	MIT					
I _(LIM_HS)	High side current limit	Maximum inductor peak current	4	5	5.9	Α
I _(LIM_LS)	Low side source current limit	Maximum inductor valley current	3.1	4	5.5	Α
OSCILLATOR	₹					
F _{sw}	Centre switching frequency		290	400	510	kHz
OVER TEMPI	ERATURE PROTECTION					
	Rising temperature			165		°C
Thermal Shutdown (1)	Hysteresis			10		°C
Shuldown	Hiccup time			32768		Cycles

⁽¹⁾ Not production tested


6.6 Timing Requirements

		MIN	TYP	MAX	UNIT			
OVER CURREN	NT PROTECTION							
t _{HIC_WAIT}	Hiccup wait time		512		Cycles			
t _{HIC_RESTART}	Hiccup time before restart		16384		Cycles			
t _{SS}	Soft-start time		5		ms			
ON TIME CONTROL								
t _{MIN_ON} ⁽¹⁾	Minimum on time, measured at 90% to 90% and 1-A loading		110		ns			


⁽¹⁾ Not production tested

6.7 Typical Characteristics

V_{IN} = 12, unless otherwise specified



Typical Characteristics (continued)



7 Detailed Description

7.1 Overview

The device is a 28-V, 3-A, synchronous step-down (buck) converter with two integrated n-channel MOSFETs. To improve performance during line and load transients the device implements a constant-frequency, peak current mode control which reduces output capacitance. The optimized internal compensation network minimizes the external component counts and simplifies the control loop design.

The TPS54302's switching frequency is fixed to 400 kHz.

The TPS54302 starts switching at VIN equal to 4.5 V. The operating current is 45 μ A typically when not switching and under no load. When the device is disabled, the supply current is 2 μ A typically.


The integrated 85-m Ω high-side MOSFET and 40-m Ω low-side MOSFET allow for high efficiency power supply designs with continuous output currents up to 3 A.

The TPS54302 reduces the external component count by integrating the boot recharge diode. The bias voltage for the integrated high-side MOSFET is supplied by an external capacitor on the BOOT to PH pins. The boot capacitor voltage is monitored by an UVLO circuit and will turn the high-side MOSFET off when the voltage falls below a preset threshold of 2.1 V typically.

The device minimizes excessive output overvoltage transients by taking advantage of the overvoltage comparator. When the regulated output voltage is greater than 108% of the nominal voltage, the overvoltage comparator is activated, and the high-side MOSFET is turned off and masked from turning on until the output voltage is lower than 104%.

The TPS54302 device has internal 5-ms soft-start time to minimize inrush currents.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Fixed-Frequency PWM Control

The device uses a fixed-frequency, peak current-mode control. The output voltage is compared through external resistors on the FB pin to an internal voltage reference by an error amplifier. An internal oscillator initiates the turn on of the high-side power switch. The error amplifier output is compared to the current of the high-side power switch. When the power-switch current reaches the error amplifier output voltage level, the high side power switch is turned off and the low-side power switch is turned on. The error amplifier output voltage increases and decreases as the output current increases and decreases. The device implements a current-limit by clamping the error amplifier voltage to a maximum level and also implements a minimum clamp for improved transient-response performance.

7.3.2 Pulse Skip Mode

The TPS54302 is designed to operate in pulse skipping mode at light load currents to boost light load efficiency. When the peak inductor current is lower than 500 mA typically, the device enters pulse skipping mode. When the device is in pulse skipping mode, the error amplifier output voltage is clamped which prevents the high side integrated MOSFET from switching. The peak inductor current must rise above 500 mA and exit pulse skip mode. Since the integrated current comparator catches the peak inductor current only, the average load current entering pulse skipping mode varies with the applications and external output filters.

7.3.3 Error Amplifier

The device has a trans-conductance amplifier as the error amplifier. The error amplifier compares the FB voltage to the lower of the internal soft-start voltage or the internal 0.596-V voltage reference. The transconductance of the error amplifier is 240 μ A/V typically. The frequency compensation components are placed internal between the output of the error amplifier and ground.

7.3.4 Slope Compensation and Output Current

The device adds a compensating ramp to the signal of the switch current. This slope compensation prevents sub-harmonic oscillations as the duty cycle increases. The available peak inductor current remains constant over the full duty-cycle range.

7.3.5 Enable and Adjusting Undervoltage Lockout

The EN pin provides electrical on and off control of the device. When the EN pin voltage exceeds the threshold voltage, the device begins operation. If the EN pin voltage is pulled below the threshold voltage, the regulator stops switching and enters the low-quiescent (IQ) state.

The EN pin has an internal pullup-current source which allows the user to float the EN pin to enable the device. If an application requires control of the EN pin, use open-drain or open-collector output logic to interface with the pin.

The device implements internal undervoltage-lockout (UVLO) circuitry on the VIN pin. The device is disabled when the VIN pin voltage falls below the internal VIN UVLO threshold. The internal VIN UVLO threshold has a hysteresis of 480 mV.

If an application requires a higher UVLO threshold on the VIN pin, then the EN pin can be configured as shown in Figure 13. When using the external UVLO function, setting the hysteresis at a value greater than 500 mV is recommended.

The EN pin has a small pull-up current, Ip, which sets the default state of the pin to enable when no external components are connected. The pull-up current is also used to control the voltage hysteresis for the UVLO function because it increases by Ih when the EN pin crosses the enable threshold. Use Equation 1 and Equation 2 to calculate the values of R4 and R5 for a specified UVLO threshold.

Feature Description (continued)




Figure 13. Adjustable VIN Undervoltage Lockout

$$R4 = \frac{V_{START} \left(\frac{V_{ENfalling}}{V_{ENrising}} \right) - V_{STOP}}{I_{p} \left(1 - \frac{V_{ENfalling}}{V_{ENrising}} \right) + I_{h}}$$

$$(1)$$

Where:

$$\begin{split} I_p &= 0.7 \ \mu\text{A} \\ I_h &= 1.55 \ \mu\text{A} \\ V_{\text{ENfalling}} &= 1.19 \ \text{V} \\ V_{\text{ENfising}} &= 1.22 \ \text{V} \\ R5 &= \frac{\text{R4} \times \text{V}_{\text{ENfalling}}}{\text{V}_{\text{STOP}} - \text{V}_{\text{ENfalling}} + \text{R4} \left(I_p + I_h \right)} \end{split}$$

7.3.6 Safe Startup into Pre-Biased Outputs

The device has been designed to prevent the low-side MOSFET from discharging a pre-biased output. During monotonic pre-biased startup, both high-side and low-side MOSFETs are not allowed to be turned on until the internal soft-start voltage is higher than FB pin voltage.

7.3.7 Voltage Reference

The voltage reference system produces a precise ±2.5% voltage-reference over temperature by scaling the output of a temperature stable bandgap circuit. The typical voltage reference is designed at 0.596 V.

7.3.8 Adjusting Output Voltage

The output voltage is set with a resistor divider from the output node to the FB pin. It is recommended to use divider resistors with 1% tolerance or better. Start with 100 k Ω for the upper resistor divider, use Equation 3 to calculate the output voltage. To improve efficiency at light loads consider using larger value resistors. If the values are too high the regulator is more susceptible to noise and voltage errors from the FB input current are noticeable.

$$V_{out} = V_{ref} \times \left[\frac{R2}{R3} + 1 \right]$$
(3)

7.3.9 Internal Soft-Start

The TPS54302 device uses the internal soft-start function. The internal soft start time is set to 5 ms typically.

Feature Description (continued)

7.3.10 Bootstrap Voltage (BOOT)

The TPS54302 has an integrated boot regulator and requires a 0.1-µF ceramic capacitor between the BOOT and SW pins to provide the gate drive voltage for the high-side MOSFET. A ceramic capacitor with an X7R or X5R grade dielectric is recommended because of the stable characteristics over temperature and voltage. To improve drop out, the TPS54302 is designed to operate at 100% duty cycle as long as the BOOT to SW pin voltage is greater than 2.1 V typically.

7.3.11 Overcurrent Protection

The device is protected from overcurrent conditions by cycle-by-cycle current limiting on both the high-side MOSFET and the low-side MOSFET.

7.3.11.1 High-Side MOSFET Overcurrent Protection

The device implements current mode control which uses the internal COMP voltage to control the turn off of the high-side MOSFET and the turn on of the low-side MOSFET on a cycle-by-cycle basis. During each cycle, the switch current and the current reference generated by the internal COMP voltage are compared. When the peak switch current intersects the current reference the high-side switch turns off.

7.3.11.2 Low-Side MOSFET Overcurrent Protection

While the low-side MOSFET is turned on, the conduction current is monitored by the internal circuitry. During normal operation the low-side MOSFET sources current to the load. At the end of every clock cycle, the low-side MOSFET sourcing current is compared to the internally set low-side sourcing current-limit. The inductor valley current is exceeded the low-side source current limit, the high-side MOSFET does not turn on and the low-side MOSFET stays on for the next cycle. The high-side MOSFET turns on again when the inductor valley current is below the low-side sourcing current-limit at the start of a cycle as shown in Figure 14.




Figure 14. Overcurrent Protection for Both MOSFETs

Furthermore, if an output overload condition occurs for more than the hiccup wait time, which is programmed for 512 switching cycles, the device shuts down and restarts after the hiccup time of 16384 cycles. The hiccup mode helps to reduce the device power dissipation under severe overcurrent conditions.

Feature Description (continued)

7.3.12 Spread Spectrum

In order to reduce EMI, the TPS54302 introduces frequency spread spectrum. The jittering span is $\pm 6\%$ of the switching frequency with 1/512 swing frequency.

7.3.13 Output Overvoltage Protection (OVP)

The TPS54302 incorporates an overvoltage transient protection (OVTP) circuit to minimize output voltage overshoot when recovering from output fault conditions or strong unload transients. The OVTP circuit includes an overvoltage comparator to compare the FB pin voltage and internal thresholds. When the FB pin voltage goes above $108\% \times \text{Vref}$, the high-side MOSFET is forced off. When the FB pin voltage falls below $104\% \times \text{Vref}$, the high-side MOSFET is enabled again.

7.3.14 Thermal Shutdown

The internal thermal-shutdown circuitry forces the device to stop switching if the junction temperature exceeds 165°C typically. When the junction temperature drops below 155°C typically, the internal thermal-hiccup timer begins to count. The device reinitiates the power-up sequence after the built-in thermal-shutdown hiccup time (32768 cycles) is over.

7.4 Device Functional Modes

7.4.1 Normal Operation

When the input voltage is above the UVLO threshold, the TPS54302 can operate in their normal switching modes. Normal continuous conduction mode (CCM) occurs when inductor peak current is above 0 A. In CCM, the TPS54302 operates at a fixed frequency.

7.4.2 Eco-mode™ Operation

The device is designed to operate in high-efficiency pulse-skipping mode under light load conditions. Pulse skipping initiates when the switch current falls to 500 mA typically. During pulse skipping, the low-side FET turns off when the switch current falls to 0 A. The switching node (the SW pin) waveform takes on the characteristics of discontinuous conduction mode (DCM) operation and the apparent switching frequency decreases. As the output current decreases, the perceived time between switching pulses increases.

8 Application and Implementation

NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPS54302 is typically used as a step down converter, which converts an input voltage from 8 V - 28 V to a fixed output voltage of 5 V.

8.2 Typical Application

8.2.1 TPS54302 8-V to 28-V Input, 5-V Output Converter



Copyright © 2016, Texas Instruments Incorporated

Figure 15. 5-V, 3-A Reference Design

8.2.2 Design Requirements

For this design example, use the parameters in Table 1.

PARAMETER	VALUE
Input voltage range	8 V to 28 V
Output voltage	5 V
Output current	3 A
Transient response, 1.5-A load step	$\Delta V_{OUT} = \pm 5 \%$
Input ripple voltage	400 mV
Output voltage ripple	30 mVpp
Switching frequency	400 kHz

Table 1. Design Parameters

8.2.3 Detailed Design Procedure

8.2.3.1 Input Capacitor Selection

The device requires an input decoupling capacitor and a bulk capacitor is needed depending on the application. A ceramic capacitor over 10 μ F is recommended for the decoupling capacitor. An additional 0.1- μ F capacitor (C2) from VIN to GND is optional to provide additional high frequency filtering. The capacitor voltage rating needs to be greater than the maximum input voltage.

Use Equation 4 to calculate the input ripple voltage (ΔV_{IN}).

$$\Delta V_{IN} = \frac{I_{OUT(MAX)} \times 0.25}{C_{BULK} \times f_{sw}} + \left(I_{OUT(MAX)} \times ESR_{MAX}\right)$$
(4)

where:

C_{BULK} is the bulk capacitor value

f_{SW} is the switching frequency

I_{OUT(MAX)} is the maximum loading current

ESR_{MAX} is maximum series resistance of the bulk capacitor

The maximum RMS (root mean square) ripple current must also be checked. For worst case conditions, use Equation 5 to calculate $I_{CIN(RMS)}$.

$$I_{CIN(RMS)} = \frac{I_{O(MAX)}}{2} \tag{5}$$

The actual input-voltage ripple is greatly affected by parasitic associated with the layout and the output impedance of the voltage source. Design Requirements show the actual input voltage ripple for this circuit which is larger than the calculated value. This measured value is still below the specified input limit of 400 mV. The maximum voltage across the input capacitors is VIN (MAX) + Δ VIN/2. The selected bypass capacitor is rated for 35 V and the ripple current capacity is greater than 2 A. Both values provide ample margin. The maximum ratings for voltage and current must not be exceeded under any circumstance.

8.2.3.2 Bootstrap Capacitor Selection

A 0.1-µF ceramic capacitor must be connected between the BOOT to SW pin for proper operation. It is recommended to use a ceramic capacitor.

8.2.3.3 Output Voltage Set Point

The output voltage of the TPS54302 device is externally adjustable using a resistor divider network. In the application circuit of Figure 15, this divider network is comprised of R2 and R3. Use Equation 6 and Equation 7 to calculate the relationship of the output voltage to the resistor divider.

$$R3 = \frac{R2 \times V_{ref}}{V_{OUT} - V_{ref}}$$
 (6)

$$V_{out} = V_{ref} \times \left[\frac{R2}{R3} + 1 \right]$$
 (7)

Select a value of R2 to be approximately 100 k Ω . Slightly increasing or decreasing R3 can result in closer output voltage matching when using standard value resistors. In this design, R2 = 100 k Ω and R3 = 13.3 k Ω which results in a 5-V output voltage. The 49.9- Ω resistor, R1, is provided as a convenient location to break the control loop for stability testing.

8.2.3.4 Undervoltage Lockout Set Point

The undervoltage lockout (UVLO) set point can be adjusted using the external-voltage divider network of R4 and R5. R4 is connected between the VIN and EN pins of the TPS54302 device. R5 is connected between the EN and GND pins. The UVLO has two thresholds, one for power up when he input voltage is rising and one for power down or brown outs when the input voltage is falling. For the example design, the minimum input voltage is 8 V, so the start voltage threshold is set to 6.74 V and the stop voltage threshold is set to 5.83 V. Use Equation 1 and Equation 2 to calculate the values for the upper and lower resistor values of R4 and R5.

8.2.3.5 Output Filter Components

Two components must be selected for the output filter, the output inductor (L_O) and C_O.

8.2.3.5.1 Inductor Selection

Use Equation 8 to calculate the minimum value of the output inductor (L_{MIN}).

$$L_{MIN} = \frac{V_{OUT} \times \left(V_{IN(MAX)} - V_{OUT}\right)}{V_{IN(MAX)} \times K_{IND} \times I_{OUT} \times f_{sw}}$$
(8)

Where:

K_{IND} is a coefficient that represents the amount of inductor ripple current relative to the maximum output current.

In general, the value of K_{IND} is at the discretion of the designer; however, the following guidelines may be used. For designs using low-ESR output capacitors, such as ceramics, a higher K_{IND} can be used. When using higher ESR output capacitors, $K_{IND} = 0.2$ yields better results.

For this design example, use $K_{IND} = 0.35$. The minimum inductor value is calculated as 9.78 μ H. For this design, a close standard value of 10 μ H was selected for L_{MIN} .

For the output filter inductor, the RMS current and saturation current ratings must not be exceeded. Use Equation 9 to calculate the RMS inductor current ($I_{L(RMS)}$).

$$I_{L(MAX)} = \sqrt{I_{OUT(MAX)}^2 + \frac{1}{12} \times \left(\frac{V_{OUT} \times \left(V_{IN(MAX)} - V_{OUT} \right)}{V_{IN(MAX)} \times L_{OUT} \times f_{SW} \times 0.8} \right)^2}$$
(9)

Use Equation 10 to calculate the peak inductor current $(I_{L(PK)})$.

$$I_{L(PK)} = I_{OUT}(MAX) + \frac{V_{OUT} \times \left(V_{IN(MAX)} - V_{OUT}\right)}{1.6 \times V_{IN(MAX)} \times L_{OUT} \times f_{SW}}$$
(10)

Smaller or larger inductor values can be used depending on the amount of ripple current the designer wants to allow so long as the other design requirements are met. Larger value inductors have lower AC current and result in lower output voltage ripple. Smaller inductor values increase AC current and output voltage ripple.

8.2.3.5.2 Output Capacitor Selection

Consider three primary factors when selecting the value of the output capacitor. The output capacitor determines the modulator pole, the output voltage ripple, and how the regulator responds to a large change in load current. The output capacitance must be selected based on the more stringent of these three criteria.

The desired response to a large change in the load current is the first criterion. The output capacitor must supply the load with current when the regulator cannot. This situation occurs if the desired hold-up times are present for the regulator. In this case, the output capacitor must hold the output voltage above a certain level for a specified amount of time after the input power is removed. The regulator is also temporarily unable to supply sufficient output current if a large, fast increase occurs affecting the current requirements of the load, such as a transition from no load to full load. The regulator usually requires two or more clock cycles for the control loop to notice the change in load current and output voltage and to adjust the duty cycle to react to the change. The output capacitor must be sized to supply the extra current to the load until the control loop responds to the load change. The output capacitance must be large enough to supply the difference in current for 2 clock cycles while only allowing a tolerable amount of drop in the output voltage. Use Equation 11 to calculate the minimum required output capacitance.

$$C_{O} > \frac{2 \times \Delta I_{OUT}}{f_{sw} \times \Delta V_{OUT}}$$
(11)

where:

 ΔI_{OUT} is the change in output current

 f_{SW} is the switching frequency of the regulator

 $\Delta V_{(OUT)}$ b is the allowable change in the output voltage

For this example, the transient load response is specified as a 5% change in the output voltage, V_{OUT} , for a load step of 1.5 A. For this example, $\Delta I_{OUT} = 1.5$ A and $\Delta V_{OUT} = 0.05 \times 5 = 0.25$ V. Using these values results in a minimum capacitance of 30 μ F. This value does not consider the ESR of the output capacitor in the output voltage change. For ceramic capacitors, the ESR is usually small enough to ignore in this calculation.

Equation 12 calculates the minimum output capacitance required to meet the output voltage ripple specification. In this case, the maximum output voltage ripple is 30 mV. Under this requirement, Equation 12 yields 10.7 μ F.

$$C_{O} > \frac{1}{8 \times f_{SW}} \times \frac{1}{\frac{V_{OUTripple}}{I_{ripple}}}$$
(12)

where:

 f_{SW} is the switching frequency

V_(OUTripple) is the maximum allowable output voltage ripple

 $I_{(ripple)}$ is the inductor ripple current

Use Equation 13 to calculate the maximum ESR an output capacitor can have to meet the output-voltage ripple specification. Equation 13 indicates the ESR should be less than 29.2 m Ω . In this case, the ESR of the ceramic capacitor is much smaller than 29.2 m Ω .

$$R_{ESR} < \frac{V_{OUTripple}}{I_{ripple}}$$
(13)

The output capacitor can affect the crossover frequency f_o . Considering to the loop stability and effect of the internal parasitic parameters, choose the crossover frequency less than 40 kHz without considering the feed forward capacitor. A simple estimation for the crossover frequency without feed forward capacitor C6 is shown in Equation 14, assuming C_{OUT} has small ESR.

$$f_{\rm o} = \frac{5.1}{V_{\rm OUT} \times C_{\rm OUT}} \tag{14}$$

Additional capacitance deratings for aging, temperature, and DC bias should be considered which increases this minimum value. For this example, two 22-uF 25-V, X7R ceramic capacitors are used. Capacitors generally have limits to the amount of ripple current they can handle without failing or producing excess heat. An output capacitor that can support the inductor ripple current must be specified. Some capacitor data sheets specify the RMS value of the maximum ripple current. Use Equation 15 to calculate the RMS ripple current that the output capacitor must support. For this application, Equation 15 yields 296 mA for each capacitor.

$$I_{COUT(RMS)} = \frac{1}{\sqrt{12}} \times \left(\frac{V_{OUT} \times \left(V_{IN(MAX)} - V_{OUT} \right)}{V_{IN(MAX)} \times L_{OUT} \times f_{SW} \times N_{C}} \right)$$
(15)

100

8.2.3.5.3 Feed-Forward Capacitor

The TPS54302 is internally compensated and the internal compensation network is composed of two capacitors and one resister shown on the block diagram. Depending on the V_{OUT} , if the output capacitor C_{OUT} is dominated by low ESR (ceramic types) capacitors, it could result in low phase margin. To improve the phase boost an external feedforward capacitor C6 can be added in parallel with R2. C6 is chosen such that phase margin is boosted at the crossover frequency.

Equation 16 for C6 was tested:

12

15

$$C6 = \frac{1}{2\pi f_o} \times \frac{1}{R_2} \tag{16}$$

For this design, C6 = 75 pF. C6 is not needed when C_{OUT} has high ESR, and C6 calculated from Equation 16 should be reduced with medium ESR. Table 2 can be used as a starting point.

R2 (kΩ) R3 (kΩ) C8 (pF) V_{OUT} (V) L (µH) C_{OUT} (µF) 1.8 4.7 66 100 49.9 33 2.5 5.6 66 100 31.6 47 3.3 47 6.8 44 100 22.1 5 10 44 100 75 13.3


100


5.23


44

Table 2. Recommended Component Values

8.2.4 Application Curves







9 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 4.5 V and 28 V. This input supply must be well regulated. If the input supply is located more than a few inches from the device or converter, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic capacitor with a value of $47~\mu\text{F}$ is a typical choice.

10 Layout

10.1 Layout Guidelines

- VIN and GND traces should be as wide as possible to reduce trace impedance. The wide areas are also of advantage from the view point of heat dissipation.
- The input capacitor and output capacitor should be placed as close to the device as possible to minimize trace impedance.
- Provide sufficient vias for the input capacitor and output capacitor.
- Keep the SW trace as physically short and wide as practical to minimize radiated emissions.
- Do not allow switching current to flow under the device.
- A separate VOUT path should be connected to the upper feedback resistor.
- Make a Kelvin connection to the GND pin for the feedback path.
- Voltage feedback loop should be placed away from the high-voltage switching trace, and preferably has ground shield.
- The trace of the VFB node should be as small as possible to avoid noise coupling.
- The GND trace between the output capacitor and the GND pin should be as wide as possible to minimize its trace impedance.

10.2 Layout Example




Figure 30. Board Layout

11 Device and Documentation Support

11.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.2 Trademarks

Eco-mode, E2E are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

11.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGE OPTION ADDENDUM


15-Jun-2016

PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS54302DDCR	ACTIVE	SOT	DDC	6	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	4302	Samples
TPS54302DDCT	ACTIVE	SOT	DDC	6	250	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85	4302	Samples

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS54302DDCR	SOT	DDC	6	3000	180.0	9.5	3.17	3.1	1.1	4.0	8.0	Q3
TPS54302DDCT	SOT	DDC	6	250	180.0	9.5	3.17	3.1	1.1	4.0	8.0	Q3

PACKAGE MATERIALS INFORMATION

16-Jun-2016




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS54302DDCR	SOT	DDC	6	3000	184.0	184.0	19.0
TPS54302DDCT	SOT	DDC	6	250	184.0	184.0	19.0

DDC (R-PDSO-G6)

PLASTIC SMALL-OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-193 variation AA (6 pin).