TLV3501A-Q1 4.5-ns Rail-to-Rail, High-Speed Comparator in Microsize Packages

1 Features

- Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results:
 - Device Temperature Grade 1: -40°C to +125°C Ambient Operating Temperature Range
 - Device HBM Classification Level 2
 - Device CDM Classification Level C4B
- High Speed: 4.5 nsRail-To-Rail I/O
- Supply Voltage: 2.7 V to 5.5 VPush-Pull CMOS Output Stage
- Shutdown
- Micro Package: SOT23-6Low Supply Current: 3.2 mA
- Z-Suffix Offers Improved Delamination

2 Applications

- HEV/EV and Powertrain Applications
- DC-DC Converter
- Inverter
- Fuel Sensing
- · Hybrid Power Control Unit
- Automatic Test Equipment
- Threshold Detector
- Zero-Crossing Detector
- Window Comparator

3 Description

The TLV3501A-Q1 push-pull output comparator features a fast 4.5-ns propagation delay and operation from 2.7 V to 5.5 V. The input voltage supports a common-mode range that goes beyond the rails which makes the device an ideal choice for low-voltage applications. The rail-to-rail output directly drives either CMOS or TTL logic. The fast delay and wide common-mode range also makes TLV3501A-Q1 device ideal for EMI reduction through frequency dithering by lowering the EMI peaks. These parameters allow the device to be ideal for both DC-DC converter and inverter applications in HEV/EV and powertrain.


The SOT23-6 microsized package provides options for portable and space-restricted applications. The Z-suffix offers reduced delamination compared to the standard device.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TLV3501A-Q1	SOT-23 (6)	2.90 mm × 1.60 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Propagation Delay vs Overdrive Voltage



Changes from Original (September, 2010) to Revision A

Table of Contents


1	Features 1		8.3 Feature Description	9
2	Applications 1		8.4 Device Functional Modes	10
3	Description 1	9	Application and Implementation	11
4	Revision History		9.1 Application Information	
5	Related Products		9.2 Typical Application	11
_		10		
6	Pin Configuration and Functions	11	Layout	
7	Specifications		11.1 Layout Guidelines	
	7.1 Absolute Maximum Ratings		11.2 Layout Example	
	7.2 ESD Ratings	12	Device and Documentation Support	
	7.3 Recommended Operating Conditions		12.1 Documentation Support	
	7.4 Thermal Information		12.2 Community Resource	
	7.5 Electrical Characteristics		12.3 Trademarks	
	7.6 Switching Characteristics		12.4 Electrostatic Discharge Caution	
_	7.7 Typical Characteristics		12.5 Glossary	
8	Detailed Description 9	13		
	8.1 Overview 9	13	Information	15
	8.2 Functional Block Diagram 9			
01	Revision History E: Page numbers for previous revisions may differ from paginges from Revision A (September 2010) to Revision B	e numb	ers in the current version.	Page
	Added z-suffix for improved delamination			
	Added Pin Configuration and Functions section, ESD Ratings Modes, Application and Implementation section, Power Supp and Documentation Support section, and Mechanical, Packa	ly Reco	mmendations section, Layout section, Device	
- 1	Deleted the Ordering Information table			3

Page

5 Related Products

PART NUMBER	FEATURES
TLV3701-Q1 TLV3702-Q1	Automotive Nanopower, 560-nA I _{CC} , push-pull comparators
TLC3702-Q1 TLC3704-Q1	Automotive micropower, 100-μW, LinCMOS™ voltage, push-pull comparators
TLV3012-Q1	Automotive nanopower, 1.8-V, SOT23 push-pull comparator with voltage reference
TLC393-Q1	Automotive dual-micropower LinCMOS voltage comparator

6 Pin Configuration and Functions



Pin 1 is determined by orienting the package marking as indicated on the diagram.

Pin Functions

PIN		I/O ⁽¹⁾	DESCRIPTION			
NO.	NAME	1/0(*)	DESCRIPTION			
1	-IN	I	Inverting input			
2	V-	I	Negative (lowest) power supply			
3	+IN	I	Noninverting input			
4	V+	1	Positive (highest) power supply			
5	OUT	0	Output			
6	SHDN	_	Shutdown (the device is idle when this pin is not in use)			

⁽¹⁾ I = input, O = output

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

	IIM	N MAX	UNIT
Supply voltage		5.5	V
Signal input terminal voltage (2)	(V-) -	0.3 (V+) + 0.3	3 V
Signal input terminal current ⁽²⁾		10	mA
Output short-circuit current ⁽³⁾		74	mA
Thermal impedance, junction to free air		200	°C/W
Operating temperature	-40	125	°C
Junction temperature		150	°C
Storage temperature	-65	5 150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

				VALUE	UNIT
V _(ESD) Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾		±2000		
	Charged device model (CDM) nor AEC 0400 044	All pins	±500	V	
	discharge	Charged-device model (CDM), per AEC Q100-011	Corner pins (1, 3, 4, and 6)	±750	

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Vs	Supply voltage	2.2	2.7	5.5	V
V_{IL}	Low-level input voltage, SHDN (comparator is enabled) ⁽¹⁾			(V+) - 1.7	V
V_{IH}	High-level input voltage, SHDN (comparator is disabled) ⁽¹⁾	(V+) - 0.9			V
T _A	Operating temperature	-40		125	°C

⁽¹⁾ When the SHDN pin is within 0.9 V of the most positive supply, the part is disabled. When it is more than 1.7 V below the most positive supply, the part is enabled.

7.4 Thermal Information

		TLV3501A-Q1	
	THERMAL METRIC ⁽¹⁾	DBV (SOT-23)	UNIT
		6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	192.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	134.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	37.1	°C/W
ΨЈТ	Junction-to-top characterization parameter	28.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	36.7	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	_	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.3 V beyond the supply rails should be current limited to 10 mA or less.

⁽³⁾ Short circuit to ground, one comparator per package.

7.5 Electrical Characteristics

 T_A = 25°C and V_S = 2.7 V to 5.5 V (unless otherwise noted).

	PARAMETER	TEST CON	IDITIONS	MIN	TYP	MAX	UNIT
OFFSET	VOLTAGE						
Vos	Input offset voltage ⁽¹⁾	$V_{CM} = 0 \text{ V}, I_{O} = 0 \text{ mA}$			±1	±6.5	mV
dV _{OS} /dT	Input offset voltage ⁽¹⁾ vs temperature	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			±5		μV/°C
PSRR	Input offset voltage (1) vs power supply				100	400	μV/V
	Input hysteresis				6		mV
INPUT B	IAS CURRENT						
I _B	Input bias current ⁽²⁾	$V_{CM} = V_{CC} / 2$, $\Delta V_{IN} = \pm 5.5 \text{ V}$			±2	±10	pА
Ios	Input offset current ⁽²⁾⁽³⁾	$V_{CM} = V_{CC} / 2\Delta V_{IN} = \pm 5.5 \text{ V}$			±2	±10	pA
INPUT V	OLTAGE RANGE						
V_{CM}	Common-mode voltage range			(V–) – 0.2 V		(V+) + 0.2 V	V
CMRR	Common-mode rejection	$V_{CM} = -0.2 \text{ V to (V+)} + 0.2 \text{ V}$	T _A = 25°C	57	70		dB
CIVIKK	Common-mode rejection	$V_{CM} = -0.2 \text{ V to } (V+) + 0.2 \text{ V}$	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	55			dB
INPUT IN	IPEDANCE	,					
	Common-mode				10 ¹³ 2		$\Omega \parallel pF$
	Differential				10 ¹³ 4		$\Omega \parallel pF$
OUTPUT							
V_{OH}, V_{OL}	Voltage output swing from rail	I _{OUT} = ±1 mA			30	50	mV
SHUTDO	WN						
t _{OFF}	Shutdown turnoff time				30		ns
t _{ON}	Shutdown turnon time				100		ns
V_{H}	SHDN high threshold	Comparator is enabled ⁽⁴⁾				(V+) - 1.7	V
V_{L}	SHDN low threshold	Comparator is disabled ⁽⁴⁾		(V+) - 0.9			V
	Input bias current of the SHDN pin				2		pА
I_{QSD}	Quiescent current in shutdown				2		μΑ
POWER	SUPPLY			_			
V_S	Specified voltage			2.7		5.5	V
	Operating voltage range				2.2 to 5.5		٧
I_Q	Quiescent current	$V_S = 5 V$, $V_O = High$			3.2	5	mA
TEMPER	ATURE RANGE						
	Specified temperature			-40		125	°C
	Operating temperature			-40		125	°C
	Storage temperature			-65		150	°C
$R_{\theta JA}$	Thermal resistance, SOT23-6 package				200		°C/W

⁽¹⁾ V_{OS} is defined as the average of the positive and the negative switching thresholds.
(2) Not production tested.
(3) The difference between I_{B+} and I_{B-}.
(4) When the shutdown pin is within 0.9 V of the most positive supply, the part is disabled. When it is more than 1.7 V below the most positive supply the part is probled. positive supply, the part is enabled.

7.6 Switching Characteristics


 $T_A = 25$ °C and $V_S = 2.7$ V to 5.5 V (unless otherwise noted).

	PARAMETER	TEST CONDI	MIN	TYP	MAX	UNIT	
		$\Delta V_{IN} = 100 \text{ mV}$, Overdrive = 20 mV	T _A = 25°C		4.5	6.4	ns
_	Drangation delay time (1)(2)	$\Delta V_{\text{IN}} = 100 \text{ mV}$, Overdrive = 20 mV	$T_A = -40$ °C to +125°C			7	ns
T _(pd)	Propagation delay time ⁽¹⁾⁽²⁾	ΔV_{IN} = 100 mV, Overdrive = 5 mV	T _A = 25°C		7.5	10	ns
			$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			12	ns
$\Delta t_{(SKEW)}$	Propagation delay skew ⁽³⁾	ΔV_{IN} = 100 mV, Overdrive = 20 mV		0.5		ns	
f _{MAX}	Maximum toggle frequency	Overdrive = 50 mV, V _S = 5 V		80		MHz	
t _R	Rise time ⁽⁴⁾				1.5		ns
t _F	Fall time ⁽⁴⁾		_		1.5		ns

- (1) Not production tested.
- (2) Propagation delay cannot be accurately measured with low overdrive on automatic test equipment. This parameter is ensured by characterization at 100-mV overdrive.
- (3) The difference between the propagation delay going high and the propagation delay going low.
- (4) Measured between 10% of V_S and 90% of V_S.


7.7 Typical Characteristics

At $T_A = 25$ °C, $V_S = 5$ V, and input overdrive = 100 mV (unless otherwise noted).




Typical Characteristics (continued)





Typical Characteristics (continued)

At $T_A = 25$ °C, $V_S = 5$ V, and input overdrive = 100 mV (unless otherwise noted).




8 Detailed Description

8.1 Overview

The TLV3501A-Q1 device features high-speed response and includes 6 mV of internal hysteresis for improved noise immunity with an input common-mode range that extends 0.2 V beyond the power-supply rails.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Operating Voltage

The TLV3501A-Q1 comparators are specified for use on a single supply from 2.7 V to 5.5 V (or a dual supply from ± 1.35 V to ± 2.75 V) over a temperature range of -40° C to $\pm 1.25^{\circ}$ C. The device continues to function below this range, but performance is not specified.

8.3.2 Input Overvoltage Protection

The device inputs are protected by electrostatic discharge (ESD) diodes that conduct if the input voltages exceed the power supplies by more than approximately 300 mV. Momentary voltages greater than 300 mV beyond the power supply can be tolerated if the input current is limited to 10 mA. This limiting is easily accomplished with a small input resistor in series with the comparator, as shown in Figure 15.




Figure 15. Input Current Protection for Voltages Exceeding the Supply Voltage

8.4 Device Functional Modes

8.4.1 Shutdown

A shutdown pin (SHDN) allows the device to go idle when the SHDN pin is not in use. When the SHDN pin is high, the device draws about 2 μ A and the output goes to high impedance. When the shutdown pin is low, the TLV3501A-Q1 device is active. When the TLV3501A-Q1 shutdown feature is not used, connect the shutdown pin to the most negative supply, as shown in Figure 16. Exiting shutdown mode takes about 100 ns.




Figure 16. Basic Connections for the TLV3501A-Q1

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

9.1.1 Adding External Hysteresis

The TLV3501A-Q1 device has a robust performance when used with a good layout. However, the comparator inputs have little noise immunity within the range of specified offset voltage (±5 mV). For slow moving or noisy input signals, the comparator output can cause an undesirable switch state as input signals move through the switching threshold. In such applications, the 6 mV of internal hysteresis of the TLV3501A-Q1 device might not be sufficient. In cases where greater noise immunity is desired, external hysteresis can be added by connecting a small amount of feedback to the positive. Figure 17 shows a typical topology used to introduce 25 mV of additional hysteresis, for a total of 31-mV hysteresis when operating from a single 5-V supply. Use Equation 1 to calculate the approximate total hysteresis.

$$V_{HYST} = \frac{(V+) \times R1}{R1 + R2} + 6 \text{ mV}$$
 (1)

The total hysteresis, V_{HYST}, sets the value of the transition voltage required to switch the comparator output by enlarging the threshold region, thereby reducing sensitivity to noise.




Figure 17. Adding Hysteresis to the TLV3501A-Q1

9.2 Typical Application

9.2.1 Relaxation Oscillator

The TLV3501A-Q1 device can easily be configured as a simple and inexpensive relaxation oscillator. In Figure 18, the R_2 network sets the trip threshold at 1/3 and 2/3 of the supply. Because this circuit is a high-speed circuit, the resistor values are rather low to minimize the effect of parasitic capacitance. The positive input alternates between 1/3 of V+ and 2/3 of V+ depending on whether the output is low or high. The time to charge (or discharge) is $0.69 \times R_1C$. Therefore, the period is $1.38 \times R_1C$. For 62 pF and 1 k Ω as shown in Figure 18, the output is calculated to be 10.9 MHz. An implementation of this circuit oscillated at 9.6 MHz. Parasitic capacitance and component tolerances explain the difference between theory and actual performance.

Typical Application (continued)




Figure 18. Relaxation Oscillator

9.2.1.1 Design Requirements

For hysteresis of 1/3 of V+ and threshold levels between 1/3 of V+ and 2/3 of V+, the resistors connected to comparator positive input should be equal in value. The resistor value should be kept low enough so it does not create additional time constant because of the input capacitor and board parasitic capacitor. The value of the charging resistor, R₁, should be relatively low for high frequency switching without drawing high current and effecting the output high and low level. The value of the charging capacitor should be high enough to avoid errors cause by parasitic capacitance.

9.2.1.2 Detailed Design Procedure

For the positive input, +IN = 1/3 V_{OUT} + 1/3 V_{OUT} + 1/3 V_{OUT} is low and assuming V_{OL} is very close to GND. Or, +IN = 1/3 V_{OUT} + 1/3 V_{OUT} + 1/3 V_{OUT} is high and assuming V_{OH} is very close to V_{OUT} .

For the negative input, the capacitor charges to 2/3 V+ and discharges to 1/3 V+ exponentially at the same rate with a time constant of R_1C .

9.2.1.3 Application Curve




Figure 19. TLV3501A-Q1 Device With Upper and Lower Threshold With 1-V Hysteresis

Typical Application (continued)

9.2.2 High-Speed Window Comparator

A window comparator circuit is used to determine when a signal is between two voltages. The TLV3501A-Q1 device can readily be used to create a high-speed window comparator. The V_{HI} value is the upper voltage threshold, and the V_{LO} value is the lower voltage threshold. When V_{IN} is between these two thresholds, the output in Figure 20 is high. Figure 21 shows a simple means of obtaining an active low output. Note that the reference levels are connected differently between Figure 20 and Figure 21. The operating voltage range of either circuit is 2.7 V to 5.5 V.




Figure 20. Window Comparator: Active High

Figure 21. Window Comparator: Active Low

10 Power Supply Recommendations

The TLV3501A-Q1 comparator is specified for use on a single supply from 2.7 V to 5.5 V (or a dual supply from ±1.35 V to ±2.75 V) over a temperature range of −40°C to +125°C. The device continues to function below this range, but performance is not specified.

Place bypass capacitors close to the power supply pins to reduce noise coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, see the *Layout Guidelines* section.

11 Layout

11.1 Layout Guidelines

For any high-speed comparator or amplifier, proper design and printed circuit board (PCB) layout are necessary for optimal performance. Excess stray capacitance on the active input, or improper grounding, can limit the maximum performance of high-speed circuitry.

Layout Guidelines (continued)

Minimizing resistance from the signal source to the comparator input is necessary to minimize the propagation delay of the complete circuit. The source resistance along with input and stray capacitance creates an RC filter that delays voltage transitions at the input, and reduces the amplitude of high-frequency signals. The input capacitance of the TLV3501A-Q1 along with stray capacitance from an input pin to ground results in several picofarads of capacitance.

The location and type of capacitors used for power-supply bypassing are critical to high-speed comparators. The suggested 2.2-µF tantalum capacitor does not need to be as close to the device as the 0.1-µF capacitor, and can be shared with other devices. The 2.2-µF capacitor buffers the power-supply line against ripple, and the 0.1-µF capacitor provides a charge for the comparator during high-frequency switching.

In a high-speed circuit, fast rising and falling switching transients create voltage differences across lines that would be at the same potential at DC. To reduce this effect, a ground plane is often used to reduce difference in voltage potential within the circuit board. A ground plane has the advantage of minimizing the effect of stray capacitances on the circuit board by providing a more desirable path for the current to flow. With a signal trace over a ground plane, at high-frequency the return current (in the ground plane) tends to flow directly under the signal trace. Breaks in the ground plane (as simple as through-hole leads and vias) increase the inductance of the plane, making it less effective at higher frequencies. Breaks in the ground plane for necessary vias should be spaced randomly.

Figure 22 shows a schematic of this circuit.




Figure 22. Schematic for Figure 23

Figure 23 shows an evaluation layout for the TLV3501A-Q1 SOT23-6 package which is shown with SMA connectors bringing signals on and off the board. The RT1 and RT2 resistors are termination resistors for $+V_{IN}$ and $-V_{IN}$, respectively. The C1 and C2 capacitors are power-supply bypass capacitors. Place the 0.1- μ F capacitor closest to the comparator. The ground plane is not shown, but the pads connected the resistors and capacitors are shown.

11.2 Layout Example




Figure 23. TLV3501A-Q1 (SOT23) Sample Layout

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- TLV370x-Q1 Family of Nanopower Push-Pull Output Comparators, SGLS154
- TLC3702-Q1 Dual Micropower LinCMOS™ Voltage Comparators, SGLS156
- TLC3704-Q1 Quad Micropower LinCMOS™ Voltage Comparators, SGLS191
- TLV301x-Q1 Nanopower 1.8-V Comparator With Voltage Reference, SBOS551
- TLC393-Q1 Dual Micropower LinCMOS™ Voltage Comparator, SGLS198

12.2 Community Resource

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

LinCMOS, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV3501AQDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	VCBQ	Samples
TLV3501AZQDBVRQ1	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	11Q2	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OPTION ADDENDUM

10-Dec-2020

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV3501AQDBVRQ1	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV3501AZQDBVRQ1	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3

PACKAGE MATERIALS INFORMATION

24-Apr-2020




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV3501AQDBVRQ1	SOT-23	DBV	6	3000	180.0	180.0	18.0
TLV3501AZQDBVRQ1	SOT-23	DBV	6	3000	180.0	180.0	18.0



SMALL OUTLINE TRANSISTOR



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation. 5. Refernce JEDEC MO-178.


SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

^{9.} Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated