SLVSDI2-APRIL 2016

# TPS7B69xx 150-mA, 40-V Ultralow-Quiescent-Current LDO

## 1 Features

- 4-V to 40-V Wide V<sub>1</sub> Input Voltage Range With up to 45-V Transient
- Maximum Output Current: 150 mA
- Low Quiescent Current (I<sub>Q</sub>):
  - 15 µA Typical at Light Loads
  - 25 µA Maximum Under Full Temperature
- 450-mV Typical Low Dropout Voltage at 100 mA Load Current
- 10-mV Line Regulation Maximum
- 20-mV Load Regulation Maximum
- Stable With Low-ESR Ceramic Output Capacitor (2.2 µF to 100 µF)
- Fixed 3.3-V and 5-V Output Voltage Options
- Integrated Fault Protection:
  - Thermal Shutdown
  - Short-Circuit Protection
- Packages:
  - 5-Pin SOT-23 Package
  - 4-Pin SOT-223 Package

## 2 Applications

- E-meters, Water Meters and Gas Meters
- Appliances and White Goods
- Fire Alarm, Smoke Detector
- Medical, Health, and Fitness Applications

## 3 Description

The TPS7B69xx device is a low-dropout linear regulator that operates at up to 40-V V<sub>1</sub>. With only 15- $\mu$ A (typical) quiescent current at light load, the device is applicable for standby microcontrol-unit systems, especially for always-on applications like emeters, fire alarms, and smoke detectors.

The devices have integrated short-circuit and overcurrent protection. The TPS7B69xx device operates over a  $-40^{\circ}$ C to  $105^{\circ}$ C temperature range.

## Device Information<sup>(1)</sup>

PACKAGE	BODY SIZE (NOM)					
SOT-223 (4)	6.50 mm × 3.50 mm					
SOT-23 (5)	2.90 mm × 1.60 mm					
	PACKAGE SOT-223 (4) SOT-23 (5)					

(1) For all available packages, see the orderable addendum at the end of the datasheet.

## **Typical Application Schematic**



# **Table of Contents**

1	Feat	tures	1				
2	Applications1						
3	Des	cription	1				
4	Rev	ision History	2				
5	Pin	Configuration and Functions	3				
6	Spe	cifications	4				
	6.1	Absolute Maximum Ratings	. 4				
	6.2	ESD Ratings	. 4				
	6.3	Recommended Operating Conditions	. 4				
	6.4	Thermal Information	. 4				
	6.5	Electrical Characteristics	. 5				
	6.6	Typical Characteristics	. 5				
7	Deta	ailed Description	9				
	7.1	Overview	. 9				
	7.2	Functional Block Diagram	. 9				
	7.3	Feature Description	. 9				

	7.4	Device Functional Modes	10
8	App	lication and Implementation	11
	8.1	Application Information	11
	8.2	Typical Application	11
9	Pow	er Supply Recommendations	13
10	Lay	out	13
	10.1	Layout Guidelines	13
	10.2	Layout Example	13
11	Dev	ice and Documentation Support	14
	11.1	Documentation Support	14
	11.2	Related Links	14
	11.3	Trademarks	14
	11.4	Electrostatic Discharge Caution	14
	11.5	Glossary	14
12	Mec Infoi	hanical, Packaging, and Orderable mation	14

# 4 Revision History

DATE	REVISION	NOTE
April 2016	*	Initial release

# 5 Pin Configuration and Functions





NC - No internal connection

#### **Pin Functions**

	PIN				
	NO.		TYPE	DESCRIPTION	
NAME	SOT-223	SOT-23			
GND	2, 4	3, 4	G	Ground reference	
IN	1	1	Р	Input power-supply voltage	
NC	_	2	_	Not connected pin	
OUT	3	5	Р	Output voltage	

SLVSDI2-APRIL 2016

## 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Unregulated input voltage	IN <sup>(2)(3)</sup>	-0.3	45	V
Regulated output voltage	OUT <sup>(2)</sup>	-0.3	7	V
Operating junction temperature range,	TJ	-40	125	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to the GND terminal.

(3) Absolute maximum voltage, withstands 45 V for 200 ms.

## 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 $^{\left( 2\right) }$	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

		MIN	MAX	UNIT
VI	Unregulated input voltage	4	40	V
Vo	Output voltage	0	5.5	V
Co	Output capacitor requirements <sup>(1)</sup>	2.2	100	μF
ESR <sub>CO</sub>	Output ESR requirements <sup>(2)</sup>	0.001	2	Ω
T <sub>A</sub>	Operating ambient temperature range	-40	105	°C

(1) The output capacitance range specified in this table is the effective value.

(2) Relevant ESR value at f = 10 kHz

#### 6.4 Thermal Information

		TPS7		
	THERMAL METRIC <sup>(1)(2)</sup>	DCY (SOT-223)	DBV (SOT-23)	UNIT
		4 PINS	5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	64.2	210.4	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	46.8	126.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	13.3	38.4	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	6.3	16	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	13.2	37.5	°C/W

(1) The thermal data is based on the JEDEC standard high-K profile, JESD 51-7, 2s2p four layer board with 2-oz copper. The copper pad is soldered to the thermal land pattern. Also correct attachment procedure must be incorporated.

(2) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

## 6.5 Electrical Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY V	OLTAGE AND CURRENT (IN)					
M	Innut voltogo	Fixed 3.3-V output, I <sub>O</sub> = 1 mA	4		40	V
vI	input voltage	Fixed 5-V output, $I_0 = 1 \text{ mA}$	5.5		40	v
IQ	Quiescent current	Fixed 3.3-V version, V <sub>I</sub> = 4 to 40 V, , I <sub>O</sub> = 0.2 mA Fixed 5-V version, V <sub>I</sub> = 5.5 to 40 V, I <sub>O</sub> = 0.2 mA		15	25	μA
N/	Nunder voltage datastics	Ramp $V_I$ up until the output turns on	3.65			V
VIN(UVLO)	IN undervoltage detection	Ramp $V_I$ down until the output turns OFF			3	v
REGULAT	ED OUTPUT (OUT)				·	
V	Degulated autout	Fixed 3.3-V version, $V_I = 5$ to 40 V, $I_O = 1$ to 150 mA	-3%		3%	
۷O	Regulated output	Fixed 5-V version, $V_I$ = 6.5 to 40 V, $I_O$ = 1 to 150 mA	-3%		3%	
$\Delta V_{O(\Delta VI)}$	Line regulation	$V_{I}$ = 6 to 40 V, $\Delta V_{O}$ , $I_{O}$ = 10 mA			10	mV
$\Delta V_{O(\Delta IL)}$	Load regulation	$I_{O}$ = 1 to 150 mA, $\Delta V_{O}$			20	mV
	Dropout voltage	Fixed 3.3-V version, $V_I - V_O$ , $I_O = 50 \text{ mA}$			799	
V		Fixed 3.3-V version, $V_I - V_O$ , $I_O = 100 \text{ mA}$			800	mV
VDROP		Fixed 5-V version, $V_I - V_O$ , $I_O = 50 \text{ mA}$		220	400	
		Fixed 5-V version, $V_I - V_O$ , $I_O = 100 \text{ mA}$		450	800	
lo	Output current	V <sub>O</sub> in regulation	0		150	mA
I <sub>OCL</sub>	Output current-limit	OUT short to ground	150		500	mA
PSRR	Power supply ripple rejection <sup>(1)</sup>	$V_{rip}$ = 0.5 $V_{pp}$ , Load = 10 mA, $f$ = 100 Hz, $C_O$ = 2.2 $\mu$ F		60		dB
OPERATIN	IG TEMPERATURE RANGE					
T <sub>sd</sub>	Junction shutdown temperature			175		°C
T <sub>hys</sub>	Hysteresis of thermal shutdown			25		°C

 $V_{IN}$  = 14 V, 1 m $\Omega$  < ESR < 2  $\Omega,$   $T_{J}$  = –40°C to 125 °C (unless otherwise noted)

(1) Design Information—Not tested, ensured by characterization.

## 6.6 Typical Characteristics



**Typical Characteristics (continued)** 



### **Typical Characteristics (continued)**



# TPS7B6933, TPS7B6950

SLVSDI2-APRIL 2016

# **Typical Characteristics (continued)**



## 7 Detailed Description

## 7.1 Overview

The TPS7B69xx high-voltage linear regulator operates across a 4-V to 40-V input-voltage range. The device has an output current capacity of 150 mA and fixed output voltages of 3.3 V (TPS7B6933) or 5 V (TPS7B6950). The device features thermal shutdown and short-circuit protection to prevent damage during overtemperature and overcurrent conditions.

## 7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

## 7.3 Feature Description

## 7.3.1 Input (IN)

The IN pin is a high-voltage-tolerant pin. TI recommends that a capacitor with a value higher than 0.1  $\mu$ F be connected near this pin to improve the transient performance.

## 7.3.2 Output (OUT)

The OUT pin is the regulated output based on the required voltage. The output has current limitation. During the initial power up, the regulator has a soft start incorporated to control the initial current through the pass element and the output capacitor.

In the event that the regulator drops out of regulation, the output tracks the input minus a drop based on the load current. When the input voltage drops below the UVLO threshold, the regulator shuts down until the input voltage recovers above the minimum start-up level.

## 7.3.3 Output Capacitor Selection

For stable operation over the full temperature range and with load currents up to 150 mA, use a capacitor with an effective value between 2.2  $\mu$ F and 100  $\mu$ F and ESR smaller than 2  $\Omega$ . To improve the load-transient performance, an output capacitor, such as a ceramic capacitor with low ESR, is recommended.

#### Feature Description (continued)

#### 7.3.4 Low-Voltage Tracking

At low input voltages, the regulator drops out of regulation and the output voltage tracks input minus a voltage based on the load current ( $I_L$ ) and switch resistor. This tracking allows for a smaller input capacitor and can possibly eliminate the need for a boost converter during cold-crank conditions.

#### 7.3.5 Thermal Shutdown

The TPS7B69xx family of devices incorporates a thermal-shutdown (TSD) circuit as a protection from overheating. For continuous normal operation, the junction temperature should not exceed the TSD trip point. If the junction temperature exceeds the TSD trip point, the output turns off. When the junction temperature falls below the TSD trip point minus the hysteresis of TSD, the output turns on again. This cycling limits the dissipation of the regulator, protecting it from damage as a result of overheating.

The purpose of the design of the internal protection circuitry of the TPS7B69xx family of devices is for protection against overload conditions, not as a replacement for proper heat-sinking. Continuously running the TPS7B69xx family of devices into thermal shutdown degrades device reliability.

#### 7.4 Device Functional Modes

#### 7.4.1 Operation With V<sub>I</sub> Less Than 4 V

The TPS7B69xx family of devices operates with input voltages above 4 V. The maximum UVLO voltage is 3 V and the device operates at an input voltage above 4 V. The device can also operate at lower input voltages; no minimum UVLO voltage is specified. At input voltages below the actual UVLO, the device shuts down.

#### 7.4.2 Operation With V<sub>I</sub> Greater Than 4 V

When  $V_I$  is greater than 4 V, if the input voltage is higher than  $V_O$  plus the dropout voltage, the output voltage is equal to the set value. Otherwise, the output voltage is equal to  $V_I$  minus the dropout voltage.

## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

The TPS7B69xx family of devices is a 150-mA low-dropout linear regulator designed for up to 40-V V<sub>1</sub> operation with only 15- $\mu$ A quiescent current at light loads. Use the PSpice transient model to evaluate the base function of the device. To download the PSpice transient model, go to the device product folder on www.Tl.com. In addition to this model, specific evaluation modules (EVM) are available for these devices. For the EVM and the EVM user guide, go to the device product folder.

#### 8.2 Typical Application

Figure 19 shows the typical application circuit for the TPS7B69xx family of devices. Based on the endapplication, different values of external components can be used. An application can require a larger output capacitor during fast load steps to achieve better load transient response. TI recommends a low-ESR ceramic capacitor with a dielectric of type X5R or X7R for better load transient response.



#### Figure 19. Typical Application Schematic for TPS7B69xx

#### 8.2.1 Design Requirements

For this design example, use the parameters listed in Table 1.

#### Table 1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUES
Input voltage range	4 V to 40 V
Output voltage	3.3 V, 5 V
Output current rating	150 mA
Output capacitor range	2.2 μF to 100 μF
Output capacitor ESR range	1 mΩ to 2 Ω

#### 8.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range
- Output voltage
- Output current rating

#### 8.2.2.1 Input Capacitor

The device requires an input decoupling capacitor, the value of which depends on the application. The typical recommend value for the decoupling capacitor is higher than 0.1  $\mu$ F. The voltage rating must be greater than the maximum input voltage.

#### 8.2.2.2 Output Capacitor

The device requires an output capacitor to stabilize the output voltage. The output capacitor value should be between 2.2  $\mu$ F and 100  $\mu$ F. The ESR value range should be between 1 m $\Omega$  and 2  $\Omega$ . TI recommends a ceramic capacitor with low ESR to improve the load-transient response.

#### 8.2.2.3 Power Dissipation and Thermal Considerations

Use Equation 1 to calculate the power dissipated in the device.

 $P_D = I_O \times (V_I - V_O) + I_Q \times V_I$ 

where

- P<sub>D</sub> = continuous power dissipation
- I<sub>O</sub> = output current
- V<sub>I</sub> = input voltage
- V<sub>o</sub> = output voltage

Because  $I_{Q} \ll I_{Q}$ , the term  $I_{Q} \times V_{I}$  in Equation 1 can be ignored.

For a device under operation at a given ambient air temperature ( $T_A$ ), use Equation 2 to calculate the junction temperature ( $T_J$ ).

(1)

(2)

(3)

(4)

$$\mathbf{T}_{J} = \mathbf{T}_{A} + (\mathbf{Z}_{\theta JA} \times \mathbf{P}_{D})$$

where

 $Z_{\theta,JA}$  = junction-to-ambient air thermal impedance

Use Equation 3 to calculate the rise in junction temperature because of power dissipation.

$$\Delta \mathsf{T} = \mathsf{T}_{\mathsf{J}} - \mathsf{T}_{\mathsf{A}} = (\mathsf{Z}_{\theta \mathsf{J}\mathsf{A}} \times \mathsf{P}_{\mathsf{D}})$$

For a given maximum junction temperature  $(T_{Jmax})$ , use Equation 4 to calculate the maximum ambient air temperature  $(T_{Amax})$  at which the device can operate.

$$T_{A \max} = T_{J\max} - (Z_{\theta JA} \times P_D)$$

#### 8.2.3 Application Curve



 $C_0 = 2.2 \ \mu F, 400 \ \mu s/div$ 

Figure 20. Power Up (5 V)

## 9 Power Supply Recommendations

The device is designed to operate from an input-voltage supply range between 4 V and 40 V. This input supply must be well regulated. If the input supply is located more than a few inches from the TPS7B69xx device, TI recommends adding an electrolytic capacitor with a value of 10  $\mu$ F and a ceramic bypass capacitor at the input.

## 10 Layout

### 10.1 Layout Guidelines

For the layout of TPS7B69xx family of devices, place the input and output capacitors near the devices as shown in Figure 21 and Figure 22. To enhance the thermal performance, TI recommends surrounding the device with some vias.

Minimize equivalent series inductance (ESL) and ESR to maximize performance and ensure stability. Place every capacitor as close as possible to the device and on the same side of the PCB as the regulator.

Do not place any of the capacitors on the opposite side of the PCB from where the regulator is installed. TI strongly discourages the use of long traces because they can impact system performance negatively and even cause instability.

If possible, and to ensure the maximum performance specified in this product data sheet, use the same layout pattern used for the TPS7B69xx evaluation board.

### **10.2 Layout Example**



Figure 21. Layout Example for SOT-223 Package

## Layout Example (continued)



Figure 22. Layout Example for SOT-23 Package

## **11** Device and Documentation Support

#### **11.1 Documentation Support**

#### 11.1.1 Related Documentation

For related documentation see the following: TPS7B6950EVM User's Guide, SLVUAC0.

#### 11.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

#### Table 2. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TPS7B6933	Click here	Click here	Click here	Click here	Click here
TPS7B6950	Click here	Click here	Click here	Click here	Click here

### 11.3 Trademarks

All trademarks are the property of their respective owners.

#### 11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the mostcurrent data available for the designated devices. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS7B6933DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 105	ZBFY	Samples
TPS7B6950DBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 105	ZAZT	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE OPTION ADDENDUM

10-Dec-2020

#### OTHER QUALIFIED VERSIONS OF TPS7B69 :

• Automotive: TPS7B69-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

24-Apr-2020

### TAPE AND REEL INFORMATION



\*All dimensions are nominal



## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7B6933DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TPS7B6950DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3

# PACKAGE MATERIALS INFORMATION

24-Apr-2020



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7B6933DBVR	SOT-23	DBV	5	3000	190.0	190.0	30.0
TPS7B6950DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0

# **DBV0005A**



# **PACKAGE OUTLINE**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.

# **DBV0005A**

# **EXAMPLE BOARD LAYOUT**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# DBV0005A

# **EXAMPLE STENCIL DESIGN**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

<sup>7.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

<sup>8.</sup> Board assembly site may have different recommendations for stencil design.