

## Dual N-channel MOSFET

### 1. GENERAL DESCRIPTION

Gate resistor installed Dual N-channel MOSFET for lithium-ion secondary battery protection circuits.

### 2. FEATURES

- Source-source On-state Resistance:  $R_{SS(on)}$  typ = 2.2 m $\Omega$  ( $V_{GS} = 3.8$  V)
- CSP (Chip Size Package)
- Halogen-free / RoHS compliant (EU RoHS / UL-94 V-0 / MSL: Level 1)

### 3. MARKING SYMBOL: UP

### 4. PACKAGING

Embossed type (Thermo-compression sealing): 10,000 pcs / reel (standard)



### 5. ABSOLUTE MAXIMUM RATINGS $T_a = 25$ °C

Parameter	Symbol	Rating	Unit
Source-source Voltage	VSS	12	V
Gate-source Voltage	VGS	$\pm 8$	V
Source Current	DC <sup>*1</sup>	IS1	14.6
	DC <sup>*2</sup>	IS2	23.0
	DC <sup>*3</sup>	IS3	31.0
	Pulsed <sup>*4</sup>	ISp	146
Total Power Dissipation	DC <sup>*1</sup>	PD1	0.61
	DC <sup>*2</sup>	PD2	1.60
	DC <sup>*3</sup>	PD3	2.80
Operating Junction and Storage Temperature Range	T <sub>j</sub> , T <sub>stg</sub>	- 55 to + 150	°C

### 6. THERMAL CHARACTERISTICS $T_a = 25$ °C

Parameter	Symbol	Rating	Unit
Thermal Resistance (ch-a)	Rth1 <sup>*1</sup>	205	°C / W
	Rth2 <sup>*2</sup>	79	
	Rth3 <sup>*3</sup>	45	

- Note
- \*1 Mounted on FR4 board (25.4 mm x 25.4 mm x t1.0 mm).  
FR4 board partially covered with copper pad (60 mm<sup>2</sup> area, 36  $\mu$ m thickness).
  - \*2 Mounted on FR4 board (25.4 mm x 25.4 mm x t1.0 mm).  
FR4 board fully covered with copper pad (611 mm<sup>2</sup> area, 36  $\mu$ m thickness).
  - \*3 Mounted on ceramic board (70 mm x 70 mm x t1.0 mm).
  - \*4  $t = 10$   $\mu$ s, Duty Cycle  $\leq 1$  %.




**7. ELECTRICAL CHARACTERISTICS**  $T_a = 25\text{ }^\circ\text{C} \pm 3\text{ }^\circ\text{C}$

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Source-source Breakdown Voltage	VSSS	IS = 1 mA, VGS = 0 V	12			V
Zero Gate Voltage Source Current	ISSS	VSS = 12 V, VGS = 0 V			1	$\mu\text{A}$
Gate-source Leakage Current	IGSS1	VGS = $\pm 8$ V, VSS = 0 V			$\pm 10$	$\mu\text{A}$
	IGSS2	VGS = $\pm 5$ V, VSS = 0 V			$\pm 1$	
Gate-source Threshold Voltage	Vth	IS = 0.46 mA, VSS = 6 V	0.35	0.90	1.40	V
Source-source On-state Resistance	RSS(on)1	IS = 7.3 A, VGS = 4.5 V	1.50	2.05	2.70	m $\Omega$
	RSS(on)2	IS = 7.3 A, VGS = 3.8 V	1.60	2.20	2.85	
	RSS(on)3	IS = 7.3 A, VGS = 3.1 V	1.75	2.55	3.90	
	RSS(on)4	IS = 7.3 A, VGS = 2.5 V	2.00	3.30	6.60	
Body Diode Forward Voltage	VF(s-s)	IF = 7.3 A, VGS = 0 V		0.71	1.00	V
Input Capacitance *1	Ciss	VSS = 10 V, VGS = 0 V, f = 1 kHz		3490		pF
Output Capacitance *1	Coss			425		
Reverse Transfer Capacitance *1	Crss			360		
Turn-on Delay Time *1,*2	td(on)	VDD = 6 V, VGS = 0 to 4 V		1.0		$\mu\text{s}$
Rise Time *1,*2	tr	IS = 7.3 A		1.6		
Turn-off Delay Time *1,*2	td(off)	VDD = 6 V, VGS = 4 to 0 V		6.1		$\mu\text{s}$
Fall Time *1,*2	tf	IS = 7.3 A		2.8		
Total Gate Charge *1	Qg	VDD = 6 V		32		nC
Gate-source Charge *1	Qgs	VGS = 0 to 4 V		7		
Gate-drain Charge *1	Qgd	IS = 14.6 A		6		
Gate Resistance *1	Rg	f = 1 MHz	400	700	1000	$\Omega$

Note Measuring methods are based on JAPANESE INDUSTRIAL STANDARD JIS C 7030 Measuring methods for transistors.

\*1 Guaranteed by design, not subject to production testing.







\*2 Measurement circuit for Turn-on Delay Time / Rise Time / Turn-off Delay Time / Fall Time.








**8. ELECTROSTATIC DISCHARGE CHARACTERISTIC**  $T_a = 25\text{ }^\circ\text{C} \pm 3\text{ }^\circ\text{C}$

Standard	Test Type	Symbol	Conditions	Class	Value	Unit
AEC-Q101-001	Human Body Model	HBM	C = 100 pF, R = 1.5 k $\Omega$	H2	> 2 to $\leq 4$	kV

9. TECHNICAL DATA (Reference)



TECHNICAL DATA (Reference)




Note

- \*1 Pulse measurement.
- \*2 Mounted on FR4 board (25.4 mm × 25.4 mm × t1.0 mm). FR4 board partially covered with copper pad (60 mm<sup>2</sup> area, 36 μm thickness).
- \*3 Mounted on FR4 board (25.4 mm × 25.4 mm × t1.0 mm). FR4 board fully covered with copper pad (611 mm<sup>2</sup> area, 36 μm thickness).
- \*4 Mounted on ceramic board (70 mm × 70 mm × t1.0 mm).


10. OUTLINE

(Top View)




Unit: mm

(Front View)




(Bottom View)




11. LAND & STENCIL PATTERN (Reference)

LAND



STENCIL

Unit: mm



Important notice:

Solder Mask Defined (SMD) pattern is strongly recommended for pad design.

Please check the information in the Nuvoton WL-CSP Application Notes about mounting process.

**12. REVISION HISTORY**

Date	Revision	Description
2021.9.16	1.00	1. Initially issued.