### **Integrated Driver and MOSFET NDB355FA**

### **PQFN31-5x5 Halogen-Free & Lead-Free**

#### **Description**

The NDB355FA integrates a MOSFET driver, high-side MOSFET and low-side MOSFET into a single package. The driver and MOSFETs have been optimized for high-current DC−DC buck power conversion applications. The NDB355FA integrated solution greatly reduces package parasitics and board space compared to a discrete component solution.

#### **Features**

- Capable of Average Currents up to 55 A.
- Capable of Switching at Frequencies up to 2 MHz.
- Compatible with 3.3 V or 5 V PWM Input.
- Responds Properly to 3-level PWM Inputs.
- Option for Zero Cross Detection with 3-level PWM.
- Internal Bootstrap Diode.
- Undervoltage Lockout.
- Supports Intel® Power State 4.
- Thermal Warning output.
- Thermal Shutdown.

#### **Applications**

• Desktop & Notebook Microprocessors V−Core and Non−V−Core DC−DC Converters.



**Figure 1. Application Schematic PINOUT DIAGRAM** 





## **Integrated Driver and MOSFET NDB355FA**

## **PQFN31-5x5 Halogen-Free & Lead-Free**



#### **Table 1. PIN LIST AND DESCRIPTIONS**

### **Integrated Driver and MOSFET NDB355FA**

### **PQFN31-5x5 Halogen-Free & Lead-Free**



**Figure 2. Block Diagram**

#### **Table 2. ABSOLUTE MAXIMUM RATINGS (Electrical Information-all signals referenced to PGND unless noted otherwise)**



Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

### **PQFN31-5x5 Halogen-Free & Lead-Free**

#### **Table 3. THERMAL INFORMATION**



1. The maximum package power dissipation must be observed.

2. JESD 51−5 (1S2P Direct-Attach Method) with 0 LFM.

3. JESD 51−7 (1S2P Direct-Attach Method) with 0 LFM.

#### **Table 4. RECOMMENDED OPERATING CONDITIONS**



Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.



### **Integrated Driver and MOSFET NDB355FA**

#### **Table 5. ELECTRICAL CHARACTERISTICS**

( $V_{VCC}$  =  $V_{VCCD}$  = 5.0 V,  $V_{VIN}$  = 12 V,  $V_{DISB#}$  = 2.0 V,  $C_{VCCD}$  =  $C_{VCC}$  = 0.1 µF unless specified otherwise) Min/Max values are valid for the temperature range −40°C ≤ T<sup>J</sup> ≤ 125°C unless noted otherwise, and are guaranteed by test, design or statistical correlation.



### **Integrated Driver and MOSFET NDB355FA**

### **PQFN31-5x5 Halogen-Free & Lead-Free**



Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product per- formance may not be indicated by the Electrical Characteristics if operated under different conditions.

### **Table 5. ELECTRICAL CHARACTERISTICS**

( $V_{VCC}$  =  $V_{VCCD}$  = 5.0 V,  $V_{VIN}$  = 12 V,  $V_{DISB#}$  = 2.0 V,  $C_{VCCD}$  =  $C_{VCC}$  = 0.1 µF unless specified otherwise) Min/Max values are valid for the temperature range −40°C ≤ T<sub>J</sub> ≤ 125°C unless noted otherwise, and are guaranteed by test, design or statistical correlation.



### **Integrated Driver and MOSFET NDB355FA**

# **PQFN31-5x5**

**Halogen-Free & Lead-Free**



Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product per- formance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### **Table 6. LOGIC TABLE**



4. PWM input is driven to mid-state with internal divider resistors when SMOD# is driven to mid-state and PWM input is undriven externally.

5. GL goes low following 80 ns de-bounce time, 250 ns blanking time and then SW exceeding ZCD threshold.

6. There is no delay before GL goes low.

#### **Typical Performance Characteristics**

(Test Conditions: VIN = 12 V, VCC = PVCC =5 V, VOUT =1 V & 1.8V, TA = 25°C, unless otherwise noted.)



#### **Figure 3. Efficiency Figure 4. Power Loss vs. Output Current**





**Figure 5. Efficiency Figure 6. Power Loss vs. Output Current**



#### **Typical Performance Characteristics**

(Test Conditions: VIN = 19 V, VCC = PVCC =5 V, VOUT =1 V & 1.8V, TA = 25°C, unless otherwise noted.)



**Figure 7. Efficiency Figure 8. Power Loss vs. Output Current**



**Figure 9. Efficiency Figure 10. Power Loss vs. Output Current**





#### **Application Information Theory of Operation**

The NDB355FA is an integrated driver and MOSFET module designed for use in a synchronous buck converter topology. The NDB355FA supports numerous application control definitions including ZCD (Zero Current Detect) and alternately PWM Tristate control. A PWM input signal is required to control the drive signals to the high-side and low-side integrated MOSFETs.

#### **Low-Side Driver**

The low-side driver drives an internal, ground-referenced low-R<sub>DS(on)</sub> N-Channel MOSFET. The voltage supply for the low-side driver is internally connected to the VCCD and PGND pins.

#### **High-Side Driver**

The high-side driver drives an internal, floating low-R<sub>DS(on)</sub> N-channel MOSFET. The gate voltage for the high side driver is developed by a bootstrap circuit referenced to Switch Node (VSW and PHASE) pins.

The bootstrap circuit is comprised of the integrated diode and an external bootstrap capacitor and resistor. When the NDB355FA is starting up, the VSW pin is at ground, allowing the bootstrap capacitor to charge up to VCCD through the bootstrap diode (see Figure 1). When the PWM input is driven high, the high-side driver turns on the high-side MOSFET using the stored charge of the bootstrap capacitor. As the high-side MOSFET turns on, the voltage at the VSW and PHASE pins rises. When the high-side MOSFET is fully turned on, the switch node settles to VIN and the BST pin settles to VIN + VCCD (excluding parasitic ringing).

#### **Bootstrap Circuit**

The bootstrap circuit relies on an external charge storage capacitor  $(C_{\text{BST}})$  and an integrated diode to provide current to the HS Driver. A multi-layer ceramic capacitor (MLCC) with a value greater than 100 nF should be used as the bootstrap capacitor. An optional 1 to  $4\Omega$  resistor in series with the bootstrap capacitor decreases the VSW overshoot.

#### **Power Supply Decoupling**

The NDB355FA sources relatively large currents into the MOSFET gates. In order to maintain a constant and stable supply voltage (VCCD) a low-ESR capacitor should be placed near the power and ground pins. A multi-layer ceramic capacitor (MLCC) between 1 μF and 4.7 μF is typically used.

A separate supply pin (VCC) is used to power the analog and digital circuits within the driver. A 1 μF ceramic capacitor should be placed on this pin in close

proximity to the NDB355FA. It is good practice to separate the VCC and VCCD decoupling capacitors with a resistor (10Ω typical) to avoid coupling driver noise to the analog and digital circuits that control the driver function (see Figure 1).

#### **Safety Timer and Overlap Protection Circuit**

It is important to avoid cross-conduction of the two MOSFETS which could result in a decrease in the power conversion efficiency or damage to the device.

The NDB355FA prevents cross-conduction by monitoring the status of the MOSFETs and applying the appropriate amount of non-overlap (NOL) time (the time between the turn-off of one MOSFET and the turn-on of the other MOSFET). When the PWM input pin is driven high, the gate of the low-side MOSFET (LSGATE) goes low after a propagation delay (tpdlGL). The time it takes for the low-side MOSFET to turn off is dependent on the total charge on the low-side MOSFET gate.

The NDB355FA monitors the gate voltage of both MOSFETs and the switch node voltage to determine the conduction status of the MOSFETs. Once the low-side MOSFET is turned off an internal timer delays (tpdhGH) the turn-on of the high-side MOSFET. When the PWM input pin goes low, the gate of the high-side MOSFET (HSGATE) goes low after the propagation delay (tpdlGH). The time to turn off the high-side MOSFET (tfGH) is dependent on the total gate charge of the high-side MOSFET. A timer is triggered once the high-side MOSFET stops conducting, to delay (tpdhGL) the turn-on of the low-side MOSFET.

#### **Zero Current Detect**

The Zero Current Detect PWM (ZCD\_PWM) mode is enabled when SMOD# is high (see Tables 6 and 8).

With PWM set to > VPWM\_HI, GL goes low and GH goes high after the non-overlap delay. When PWM is driven to < VPWM\_HI and to > VPWM\_LO, GL goes high after the non-overlap delay, and stays high for the duration of the ZCD blanking timer  $(T_{ZCD\ BLANK})$ and an 80 ns de-bounce timer. Once this timer expires, VSW is monitored for zero current detection, and GL is pulled low once zero current is detected. The threshold on VSW to determine zero current undergoes an auto-calibration cycle every time DISB# is brought from low to high. This auto-calibration cycle typicallytakes 25 μs to complete.

### **PQFN31-5x5 Halogen-Free & Lead-Free**

#### **PWM Input**

The PWM Input pin is a tri-state input used to control the HS MOSFET ON/OFF state. It also determines the state of the LS MOSFET. See Table 6 for logic operation. The PWM in some cases must operate with frequency programming resistances to ground. These resistances can range from 10 kΩ to 300kΩ depending on the application. When SMOD# is set to > VSMOD#\_HI or to < VSMOD#\_LO, the input impedance to the PWM input is very high in order to avoid interferences with controllers that must use programming resistances on the PWM pin.

If SMOD# is set to < VSMOD#\_HI and > VSMOD#\_LO(Mid-State), the PWM pin undriven default voltage is set to Mid-State with internal divider resistances.

#### **Disable Input (DISB#)**

The DISB# pin is used to disable the GH to the High-Side FET to prevent power transfer. The pin has a pull-down resistance to force a disabled state when it is left unconnected. DISB# can be driven from the output of a logic device or set high with a pull-up resistance to VCC.

#### **VCC Undervoltage Lockout**

 The VCC pin is monitored by an Undervoltage Lockout Circuit (UVLO). VCC voltage above the rising threshold enables the NDB355FA.



#### **Table 7. UVLO/DISB# LOGIC TABLE**

#### **Thermal Warning/Thermal Shutdown Output**

The THWN pin is an open drain output. When the temperature of the driver exceeds TTHWN, the THWN pin is pulled low indicating a thermal warning. At this point, the part continues to function normally. When the temperature drops  $T_{THWN_HYS}$  below  $T_{THWN}$ , the THWN pin goes high. If the driver temperature exceeds  $T<sub>THDN</sub>$ , the part enters thermal shutdown and turns off both MOSFETs. Once the temperature falls  $T<sub>THDN HYS</sub>$  below  $T<sub>THDN</sub>$ , the part resumes normal operation.

#### **Skip Mode Input (SMOD#)**

The SMOD# tri-state input pin has an internal pull-up resistance to VCC. When driven low, the SMOD# pin enables the low side synchronous MOSFET to operate independently of the internal ZCD function. When the SMOD# pin is set low while PWM is in the mid-state, the low side MOSFET is disabled to allow discontinuous mode operation.

The NDB355FA has the capability of internally connecting a resistor divider to the PWM pin. To engage this mode, SMOD# needs to be placed into mid-state. While in SMOD# mid-state, the IC logic is equivalent to SMOD# being in the high state.

**Integrated Driver and MOSFET NDB355FA**

**PQFN31-5x5 Halogen-Free & Lead-Free**





NOTE: If the Zero Current Detect circuit detects zero current after the ZCD Wait timer period, the GL is driven low by the Zero Current Detect signal.

 If the Zero Current Detect circuit detects zero current before the ZCD Wait timer period expires, the Zero Current detect signal is ignored and the GL is driven low at the end of the ZCD Wait timer period.

NOTE: If the SMOD# input is driven low at any time after the GL has been driven high, the SMOD# Falling edge triggers the GL to go low.

If the SMOD# input is driven low while the GH is high, the SMOD# input is ignored.





NOTE: If the SMOD# input is driven low at any time after the GL has been driven high, the SMOD# Falling edge triggers the GL to go low. If the SMOD# input is driven low while the GH is high, the SMOD# input is ignored.

#### **For Use with Controllers with 3-State PWM and No Zero Current Detection Capability:**

#### **Table 8. LOGIC TABLE − 3-STATE PWM CONTROLLERS WITH NO ZCD**



This section describes operation with controllers that are capable of 3 states in their PWM output and relies on the NDB355FA to conduct zero current detection during discontinuous conduction mode (DCM).

The SMOD# pin needs to either be set to 5 V or left disconnected. The NDB355FA has an internal pull-up resistor that connects to VCC that sets SMOD# to the logic high state if this pin is disconnected.

To operate the buck converter in continuous conduction mode (CCM), PWM needs to switch between the logic high and low states. To enter into DCM, PWM needs to be switched to the mid-state.

Whenever PWM transitions to mid-state, GH turns off and GL turns on. GL stays on for the duration of the de-bounce timer and ZCD blanking timers. Once these timers expire, the NDB355FA monitors the VSW voltage and turns GL off when VSW exceeds the ZCD threshold voltage. By turning off the LS FET, the body diode of the LS FET allows any positive current to go to zero but prevents negative current from conducting.



**Figure 13. Timing Diagram − 3-State PWM Controller, No ZCD**

#### **For Use with Controllers with 3-state PWM and Zero Current Detection Capability:**

#### **Table 9. LOGIC TABLE − 3-STATE PWM CONTROLLERS WITH ZCD**



 This section describes operation with controllers that are capable of 3 PWM output levels and have<br>zero current detection during discontinuous zero current detection during discontinuous conduction mode (DCM).

 The SMOD# pin needs to be pulled low (below VSMOD#\_LO).

 To operate the buck converter in continuous conduction mode (CCM), PWM needs to switch between the logic high and low states. During DCM, the controller is responsible for detecting when zero current has occurred, and then notifying the NDB355FA to turn off the LS FET. When the

controller detects zero current, it needs to set PWM to mid-state, which causes the NDB355FA to pull both GH and GL to their off states without delay.



**Figure 14. Timing Diagram − 3-State PWM Controller, with ZCD**

### **Integrated Driver and MOSFET NDB355FA**

### **PQFN31-5x5 Halogen-Free & Lead-Free**

#### **NDB355FA PCB layout guide**

NDB355FA is a high-current-rated device capable of operating up to 2 MHz. Achieving such high frequency requires extremely fast switching speeds to keep switching losses and device temperatures within limits. Integrating a robust gate driver with MOSFETs in one package eliminates the parasitic components or PCB associated with the driver-to-MOSFET and between high side and low side MOSFETs, thus resulting in excellent switching speeds. However, correspondingly high levels of dv/dt and di/dt will be present throughout the power train which requires careful attention to PCB layout to minimize voltage spikes and other transients.

The PCB design is somewhat simplified because of the package integration and optimized pin assignment. The VIN and PGND pins are located adjacent to each other, and the input bypass capacitors (C1, C2, C3) should be placed as close as possible to these pins. The PHASE switching loop, formed by PHASE (VSW), output inductor (L1), and output capacitor COUT is the next critical current loop. This requires a second layer with an uninterrupted PGND plane with sufficient GND vias placed as close as possible to the bypass capacitor PGND pads.



To simplify thermal management, both VIN and GND pads should be attached to larger VIN and PGND planes directly using a number of vias. These vias provide a thermal connection to the copper layers under the NDB355FA, which then conduct heat away from the heat source, whereby the "electrical vias" also function as "thermal vias", It is essential to ensure that the cooper plane is not interrupted by tracks that run perpendicular to the thermal path away from the power component. The VCCD bypass capacitor CVCCD (C7) should connect directly to the

PGND plane, and a via should be used to connect CVCCD directly to the PGND plane. Finally, CBOOT (C5) and RBOOT(R2) should be connected directly to pins 5, and 7.



#### **REV 0.9**

### **NIKO-SEM PART MARKING NDB355FA TAPE&REEL INFORMATION**

**PQFN31- 5X5 Halogen-Free & Lead-Free**

### **Marking Information:(Please see the corresponding data sheet)**



### **Tape&Reel Information:5000pcs/Reel**



**附註:All Dimension in millimeter** 

### **NIKO-SEM PART MARKING NDB355FA TAPE&REEL INFORMATION**

### **PQFN31- 5X5 Halogen-Free & Lead-Free**

### **Lot.No. & Date Code rule**





2.Date Code



3.Date Code (for Small package)



**PART MARKING TAPE&REEL INFORMATION NIKO-SEM** PART MARKING NDB355FA

**Halogen-Free & Lead-Free**

### **Label rule**

標籤內容 (Label content)





#### **NIKO-SEM PQFN31-5X5**  $0.15$  $\bigcap$ Ò.  $\frac{\text{Pin}}{0.2 \times 45}$  $\overline{a}$  $0.14^{22}$  $\mathbb{R}^2$  $\overline{3}$  $\overline{21}$  $\overline{D2}$  $\overline{4}$  $20$  $\sqcup$ E<br>E  $\overline{5}$ 19  $\overline{6}$  $18$  $\overline{4}$  $\overline{7}$  $17$ D<sub>3</sub>  $D4$  $\boldsymbol{8}$  $16$  $15$  $14$  $\overline{13}$  $12$  $\overline{11}$  $10$ 9 Pin 1 **Top View Bottom View** হ **Side View** DIMENSIONS IN MM DIMENSIONS IN MM SYMBOL SYMBOL MIN. NOM. MAX. MIN. NOM. MAX.  $0.70$  $0.75$ 0.93  $1.03$  $1.13$  $0.80$  $D4$  $\overline{A}$  $\overline{O}$  $0.02$  $0.05$  $E$ 5.00 BSC  $A1$  $A3$ 0.20 REF.  $0.45$  $0.55$ 0.65  $E1$  $0.25$  $0.20$  $0.30$  $E2$  $1.22$ 1.32  $1.42$  $\mathsf b$ D 5.00 BSC 3.70 3.80 3.90 E<sub>3</sub> D<sub>1</sub>  $0.20$  $0.30$  $0.40$  $E4$ 1.88 1.98 2.08 D<sub>2</sub> 0.93  $1.03$  $1.13$ 0.50 BSC  $\mathsf{e}$  $D<sub>3</sub>$ 1.82  $0.30$ 1.92 2.02  $0.40$  $0.50$  $\overline{L}$ \* Dimensions Are Exclusive Of Burrs, Mold Flash And Tie Bar Protrusions



